AU609519B2 - Alias address support - Google Patents

Alias address support Download PDF

Info

Publication number
AU609519B2
AU609519B2 AU22422/88A AU2242288A AU609519B2 AU 609519 B2 AU609519 B2 AU 609519B2 AU 22422/88 A AU22422/88 A AU 22422/88A AU 2242288 A AU2242288 A AU 2242288A AU 609519 B2 AU609519 B2 AU 609519B2
Authority
AU
Australia
Prior art keywords
cache
address
data
alias
page
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU22422/88A
Other languages
English (en)
Other versions
AU2242288A (en
Inventor
Ray Cheng
William Van Loo
Joseph Moran
William Shannon
John Watkins
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of AU2242288A publication Critical patent/AU2242288A/en
Application granted granted Critical
Publication of AU609519B2 publication Critical patent/AU609519B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G06F12/1063—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache the data cache being concurrently virtually addressed
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/653—Page colouring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AU22422/88A 1987-10-02 1988-09-20 Alias address support Ceased AU609519B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10463587A 1987-10-02 1987-10-02
US104635 1987-10-02

Publications (2)

Publication Number Publication Date
AU2242288A AU2242288A (en) 1989-04-06
AU609519B2 true AU609519B2 (en) 1991-05-02

Family

ID=22301527

Family Applications (1)

Application Number Title Priority Date Filing Date
AU22422/88A Ceased AU609519B2 (en) 1987-10-02 1988-09-20 Alias address support

Country Status (7)

Country Link
JP (1) JPH071489B2 (de)
AU (1) AU609519B2 (de)
CA (1) CA1301354C (de)
DE (1) DE3832758C2 (de)
FR (1) FR2621408A1 (de)
GB (1) GB2210479B (de)
HK (1) HK95493A (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5276798A (en) * 1990-09-14 1994-01-04 Hughes Aircraft Company Multifunction high performance graphics rendering processor
US5813046A (en) * 1993-11-09 1998-09-22 GMD--Forschungszentrum Informationstechnik GmbH Virtually indexable cache memory supporting synonyms
GB2293670A (en) * 1994-08-31 1996-04-03 Hewlett Packard Co Instruction cache
US6189074B1 (en) 1997-03-19 2001-02-13 Advanced Micro Devices, Inc. Mechanism for storing system level attributes in a translation lookaside buffer
US6446189B1 (en) 1999-06-01 2002-09-03 Advanced Micro Devices, Inc. Computer system including a novel address translation mechanism
US6510508B1 (en) 2000-06-15 2003-01-21 Advanced Micro Devices, Inc. Translation lookaside buffer flush filter
US6665788B1 (en) 2001-07-13 2003-12-16 Advanced Micro Devices, Inc. Reducing latency for a relocation cache lookup and address mapping in a distributed memory system
US10846235B2 (en) 2018-04-28 2020-11-24 International Business Machines Corporation Integrated circuit and data processing system supporting attachment of a real address-agnostic accelerator
US11853231B2 (en) 2021-06-24 2023-12-26 Ati Technologies Ulc Transmission of address translation type packets

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54148329A (en) * 1978-05-15 1979-11-20 Toshiba Corp Buffer memory control system and information processor containing buffer memory
JPS595482A (ja) * 1982-06-30 1984-01-12 Fujitsu Ltd キヤツシユバツフア装置管理方式
JPS62145341A (ja) * 1985-12-20 1987-06-29 Fujitsu Ltd キヤツシユメモリシステム
EP0282213A3 (de) * 1987-03-09 1991-04-24 AT&T Corp. Speicherverwaltungseinheit mit simultanem Kontext

Also Published As

Publication number Publication date
FR2621408A1 (fr) 1989-04-07
GB2210479A (en) 1989-06-07
HK95493A (en) 1993-09-24
CA1301354C (en) 1992-05-19
FR2621408B1 (de) 1994-04-22
DE3832758C2 (de) 1996-05-30
JPH01108651A (ja) 1989-04-25
AU2242288A (en) 1989-04-06
GB2210479B (en) 1992-06-17
JPH071489B2 (ja) 1995-01-11
DE3832758A1 (de) 1989-04-13
GB8819017D0 (en) 1988-09-14

Similar Documents

Publication Publication Date Title
US5119290A (en) Alias address support
US5845325A (en) Virtual address write back cache with address reassignment and cache block flush
US7236421B1 (en) Read-modify-write memory using read-or-write banks
KR100190351B1 (ko) 2-레벨 캐시 메모리의 방해 감소장치 및 방법
US6848024B1 (en) Programmably disabling one or more cache entries
US6230248B1 (en) Method and apparatus for pre-validating regions in a virtual addressing scheme
KR100382395B1 (ko) 컴퓨터메모리에정보를기억하는방법및장치
EP0175080A2 (de) Mikrocomputerspeicher und dessen Betriebsverfahren
US5418927A (en) I/O cache controller containing a buffer memory partitioned into lines accessible by corresponding I/O devices and a directory to track the lines
US6233668B1 (en) Concurrent page tables
US5696937A (en) Cache controller utilizing a state machine for controlling invalidations in a network with dual system busses
US6907494B2 (en) Method and system of managing virtualized physical memory in a memory controller and processor system
JPS604494B2 (ja) キヤツシユ記憶システム
US7269707B2 (en) Multiple patches to on-chip ROM in a processor with a multilevel memory system without affecting performance
US6904490B2 (en) Method and system of managing virtualized physical memory in a multi-processor system
US6795937B2 (en) Multiple traps after faulty access to a resource
US5675763A (en) Cache memory system and method for selectively removing stale aliased entries
AU609519B2 (en) Alias address support
US5293597A (en) Concurrent context memory management unit
US5317706A (en) Memory expansion method and apparatus in a virtual memory system
CA1304827C (en) Buffer memory control apparatus
US6430664B1 (en) Digital signal processor with direct and virtual addressing
US5479629A (en) Method and apparatus for translation request buffer and requestor table for minimizing the number of accesses to the same address
US6795939B2 (en) Processor resource access control with response faking
US6240532B1 (en) Programmable hit and write policy for cache memory test

Legal Events

Date Code Title Description
MK14 Patent ceased section 143(a) (annual fees not paid) or expired