ATE66314T1 - Parallele zeile pro zeile datenuebertragung in ram-speichern. - Google Patents

Parallele zeile pro zeile datenuebertragung in ram-speichern.

Info

Publication number
ATE66314T1
ATE66314T1 AT86401865T AT86401865T ATE66314T1 AT E66314 T1 ATE66314 T1 AT E66314T1 AT 86401865 T AT86401865 T AT 86401865T AT 86401865 T AT86401865 T AT 86401865T AT E66314 T1 ATE66314 T1 AT E66314T1
Authority
AT
Austria
Prior art keywords
data transfer
ram memories
line data
parallel
parallel line
Prior art date
Application number
AT86401865T
Other languages
English (en)
Inventor
Patrick R Antaki
Harold L Davis
Original Assignee
Sgs Thomson Microelectronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sgs Thomson Microelectronics filed Critical Sgs Thomson Microelectronics
Application granted granted Critical
Publication of ATE66314T1 publication Critical patent/ATE66314T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Hall/Mr Elements (AREA)
  • Semiconductor Memories (AREA)
  • Memory System (AREA)
AT86401865T 1985-08-30 1986-08-22 Parallele zeile pro zeile datenuebertragung in ram-speichern. ATE66314T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US77131785A 1985-08-30 1985-08-30
EP86401865A EP0214050B1 (de) 1985-08-30 1986-08-22 Parallele Zeile pro Zeile Datenübertragung in RAM-Speichern

Publications (1)

Publication Number Publication Date
ATE66314T1 true ATE66314T1 (de) 1991-08-15

Family

ID=25091425

Family Applications (1)

Application Number Title Priority Date Filing Date
AT86401865T ATE66314T1 (de) 1985-08-30 1986-08-22 Parallele zeile pro zeile datenuebertragung in ram-speichern.

Country Status (5)

Country Link
EP (1) EP0214050B1 (de)
JP (1) JPS6284484A (de)
KR (1) KR870002519A (de)
AT (1) ATE66314T1 (de)
DE (1) DE3680843D1 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8802125A (nl) * 1988-08-29 1990-03-16 Philips Nv Geintegreerde geheugenschakeling met parallelle en seriele in- en uitgang.
JP2795629B2 (ja) * 1995-10-03 1998-09-10 株式会社ソフィア 遊技機
US5687132A (en) * 1995-10-26 1997-11-11 Cirrus Logic, Inc. Multiple-bank memory architecture and systems and methods using the same
JP3489967B2 (ja) * 1997-06-06 2004-01-26 松下電器産業株式会社 半導体記憶装置及びキャッシュメモリ装置
WO2007096374A1 (en) * 2006-02-21 2007-08-30 Mentor Graphics Corporation Random access memory for use in an emulation environment
WO2018163252A1 (ja) * 2017-03-06 2018-09-13 ゼンテルジャパン株式会社 半導体記憶システム

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4193127A (en) * 1979-01-02 1980-03-11 International Business Machines Corporation Simultaneous read/write cell
JPS6030151B2 (ja) * 1979-10-19 1985-07-15 松下電子工業株式会社 固体撮像装置
US4351034A (en) * 1980-10-10 1982-09-21 Inmos Corporation Folded bit line-shared sense amplifiers

Also Published As

Publication number Publication date
EP0214050A2 (de) 1987-03-11
JPS6284484A (ja) 1987-04-17
EP0214050A3 (en) 1988-09-07
DE3680843D1 (de) 1991-09-19
KR870002519A (ko) 1987-03-31
EP0214050B1 (de) 1991-08-14

Similar Documents

Publication Publication Date Title
DE3851649D1 (de) Aus einer Vielzahl von Eintransistorzellen bestehende dynamische Speichervorrichtung mit wahlfreiem Zugriff.
TW330265B (en) Semiconductor apparatus
DE3886114D1 (de) Halbleiterspeichergerät mit redundanter Speicherzellenmatrix.
EP0401792A3 (de) Halbleiterspeicheranordnung
DE3854278D1 (de) Aus einer Vielzahl von Eintransistorspeicherzellen bestehende dynamische Speichervorrichtung mit wahlfreiem Zugriff.
KR880008333A (ko) 반도체 메모리
KR900012364A (ko) 더미비트선을 갖춘 반도체 메모리장치
DE3786539D1 (de) Halbleiterspeicher mit doppelzugriffseinrichtung zur realisierung eines lesebetriebs mit hoher geschwindigkeit.
EP0337433A3 (de) Zellenmusteranordnung einer Halbleiterspeichereinrichtung
DE69214702D1 (de) Speicherzugriff für die Datenübertragung in einer Ein-Ausgabevorrichtung
KR900006220B1 (en) Semiconductor memory device
MX9502241A (es) Dispositivo semiconductor de memoria para obtener un ancho de banda grande o alto y metodo para arreglar las lineas de señales para el mismo.
DE3786358D1 (de) Halbleiterspeicher mit system zum seriellen schnellzugriff.
DE68922841D1 (de) Halbleiterspeicheranordnung, fähig um Datendegradierung einer nichtausgewählten Zelle zu verhindern.
DE69022475D1 (de) Halbleiterspeichereinrichtung mit hoher Datenlesegeschwindigkeit.
ATE66314T1 (de) Parallele zeile pro zeile datenuebertragung in ram-speichern.
TW374178B (en) A semiconductor memory device, and a data reading method and a data writing method therefor
TW344896B (en) Semiconductor memory device
JPS5785255A (en) Memory storage for integrated circuit
KR880700428A (ko) 부스트된 워드 라인을 갖는 반도체 메모리
EP0454061A3 (en) Dynamic random access memory device with improved power supply system for speed-up of rewriting operation on data bits read-out from memory cells
DE3882425D1 (de) Datenuebertragungssteuerungsvorrichtung fuer direktspeicherzugriff.
EP0573046A3 (en) Semiconductor memory device with single data line pair shared between memory cell arrays
MY103962A (en) Multiport memory
IT8520688A0 (it) Circuito di precarica per linee di riga di un sistema di memoria, in particolare a celle programmabili.