ATE556411T1 - Verfahren und vorrichtung für duale datenabhängige bussysteme zur kopplung von lese/schreib-schaltungen an einen speicher - Google Patents
Verfahren und vorrichtung für duale datenabhängige bussysteme zur kopplung von lese/schreib-schaltungen an einen speicherInfo
- Publication number
- ATE556411T1 ATE556411T1 AT07840621T AT07840621T ATE556411T1 AT E556411 T1 ATE556411 T1 AT E556411T1 AT 07840621 T AT07840621 T AT 07840621T AT 07840621 T AT07840621 T AT 07840621T AT E556411 T1 ATE556411 T1 AT E556411T1
- Authority
- AT
- Austria
- Prior art keywords
- memory
- array blocks
- bus systems
- write circuits
- dual data
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 3
- 230000008878 coupling Effects 0.000 title 1
- 238000010168 coupling process Methods 0.000 title 1
- 238000005859 coupling reaction Methods 0.000 title 1
- 230000009977 dual effect Effects 0.000 title 1
- 238000003491 array Methods 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/461,352 US7486587B2 (en) | 2006-07-31 | 2006-07-31 | Dual data-dependent busses for coupling read/write circuits to a memory array |
| US11/461,369 US7499366B2 (en) | 2006-07-31 | 2006-07-31 | Method for using dual data-dependent busses for coupling read/write circuits to a memory array |
| PCT/US2007/074901 WO2008016948A2 (en) | 2006-07-31 | 2007-07-31 | Dual data-dependent busses for coupling read/write circuits to a memory array |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE556411T1 true ATE556411T1 (de) | 2012-05-15 |
Family
ID=38997822
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT07840621T ATE556411T1 (de) | 2006-07-31 | 2007-07-31 | Verfahren und vorrichtung für duale datenabhängige bussysteme zur kopplung von lese/schreib-schaltungen an einen speicher |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP2062263B1 (https=) |
| JP (1) | JP5201143B2 (https=) |
| KR (1) | KR101465557B1 (https=) |
| AT (1) | ATE556411T1 (https=) |
| TW (1) | TWI345790B (https=) |
| WO (1) | WO2008016948A2 (https=) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8279704B2 (en) | 2006-07-31 | 2012-10-02 | Sandisk 3D Llc | Decoder circuitry providing forward and reverse modes of memory array operation and method for biasing same |
| US8958230B2 (en) | 2012-08-31 | 2015-02-17 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
| GB2545264B (en) * | 2015-12-11 | 2020-01-15 | Advanced Risc Mach Ltd | A storage array |
| US11763875B2 (en) | 2021-05-26 | 2023-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Second word line combined with Y-MUX signal in high voltage memory program |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6229845B1 (en) * | 1999-02-25 | 2001-05-08 | Qlogic Corporation | Bus driver with data dependent drive strength control logic |
| US6856572B2 (en) | 2000-04-28 | 2005-02-15 | Matrix Semiconductor, Inc. | Multi-headed decoder structure utilizing memory array line driver with dual purpose driver device |
| JP4322645B2 (ja) * | 2003-11-28 | 2009-09-02 | 株式会社日立製作所 | 半導体集積回路装置 |
| KR101128246B1 (ko) * | 2004-05-03 | 2012-04-12 | 유니티 세미컨덕터 코포레이션 | 비-휘발성 프로그램 가능한 메모리 |
| US7286439B2 (en) * | 2004-12-30 | 2007-10-23 | Sandisk 3D Llc | Apparatus and method for hierarchical decoding of dense memory arrays using multiple levels of multiple-headed decoders |
| US7054219B1 (en) * | 2005-03-31 | 2006-05-30 | Matrix Semiconductor, Inc. | Transistor layout configuration for tight-pitched memory array lines |
-
2007
- 2007-07-31 JP JP2009523029A patent/JP5201143B2/ja active Active
- 2007-07-31 AT AT07840621T patent/ATE556411T1/de active
- 2007-07-31 TW TW096128071A patent/TWI345790B/zh not_active IP Right Cessation
- 2007-07-31 KR KR1020097004226A patent/KR101465557B1/ko not_active Expired - Fee Related
- 2007-07-31 WO PCT/US2007/074901 patent/WO2008016948A2/en not_active Ceased
- 2007-07-31 EP EP07840621A patent/EP2062263B1/en not_active Not-in-force
Also Published As
| Publication number | Publication date |
|---|---|
| JP5201143B2 (ja) | 2013-06-05 |
| TWI345790B (en) | 2011-07-21 |
| EP2062263A4 (en) | 2009-08-12 |
| WO2008016948A3 (en) | 2009-01-08 |
| TW200823921A (en) | 2008-06-01 |
| EP2062263B1 (en) | 2012-05-02 |
| EP2062263A2 (en) | 2009-05-27 |
| KR101465557B1 (ko) | 2014-11-26 |
| KR20090057373A (ko) | 2009-06-05 |
| JP2009545837A (ja) | 2009-12-24 |
| WO2008016948A2 (en) | 2008-02-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2047368A4 (en) | NON-VOLATILE MEMORY SYSTEM AND DATA READING / WRITING METHOD FOR NON-VOLATILE MEMORY SYSTEM | |
| WO2008078216A3 (en) | A method for storing data in a rfid transponder | |
| WO2009095902A3 (en) | Systems and methods for handling immediate data errors in flash memory | |
| ATE466337T1 (de) | Verfahren und vorrichtung zur seitengruppierung in einem block | |
| TW200601041A (en) | Non-volatile memory and method with control data management | |
| ATE556411T1 (de) | Verfahren und vorrichtung für duale datenabhängige bussysteme zur kopplung von lese/schreib-schaltungen an einen speicher | |
| EP1622162A4 (en) | FERROELECTRIC STORAGE AND METHOD FOR READING ITS DATA | |
| WO2008097617A3 (en) | Mlc selected multi-program for system management | |
| DE602006016041D1 (de) | Magnetischer Direktzugriffsspeicherarray mit Bit-/Wortleitungen für gemeinsame Schreibauswahl- und Leseoperationen | |
| ATE505875T1 (de) | Elektronische vorrichtung, system auf einem chip und verfahren zur überwachung eines datenverkehrs | |
| WO2008048596A3 (en) | Photonic-interconnect systems for reading data from memory cells and writing data to memory integrated circuits | |
| EP4453733A4 (en) | SYSTEM, APPARATUS AND METHODS FOR DIRECTLY READING DATA FROM A MEMORY | |
| WO2004029972A3 (en) | Reducing the effect of write disturbs in polymer memories | |
| DE602007006104D1 (de) | Chip für eine integrierte Schaltung, Datenleseverfahren und Datenschreibverfahren | |
| WO2008133980A3 (en) | System and method for multi-port read and write operations | |
| WO2008016950A3 (en) | Method and apparatus for memory array incorporating two data busses for memory array block selection | |
| WO2008016932A3 (en) | Method and apparatus for passive element memory array incorporating reversible polarity word line and bit line decoders | |
| TW200737182A (en) | High-bandwidth magnetoresistive random access memory devices and methods of operation thereof | |
| EP4123472A4 (en) | Information sharing method, apparatus, electronic device, and storage medium | |
| TW200713313A (en) | Semiconductor memory device | |
| TW200636721A (en) | Memory device with pre-fetch circuit and pre-fetch method | |
| EP4715609A4 (en) | DATA PROCESSING SYSTEM, MEMORY, DATA READ-WRITE METHOD AND DEVICE | |
| EP4521406A4 (en) | Ferroelectric memory and associated data reading and writing method, and electronic device | |
| WO2006120225A3 (en) | Dumping data in processing systems to a shared storage | |
| TW200643724A (en) | System for improving bandwidth among a plurality of memory controllers and method thereof |