ATE526629T1 - Verfahren und vorrichtung zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen - Google Patents

Verfahren und vorrichtung zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen

Info

Publication number
ATE526629T1
ATE526629T1 AT08858340T AT08858340T ATE526629T1 AT E526629 T1 ATE526629 T1 AT E526629T1 AT 08858340 T AT08858340 T AT 08858340T AT 08858340 T AT08858340 T AT 08858340T AT E526629 T1 ATE526629 T1 AT E526629T1
Authority
AT
Austria
Prior art keywords
chip
testing
present
serial access
algorithmic
Prior art date
Application number
AT08858340T
Other languages
English (en)
Inventor
Tapan Chakraborty
Chen-Huan Chiang
Suresh Goyal
Michele Portolan
Treuren Bradford Van
Original Assignee
Alcatel Lucent
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Lucent filed Critical Alcatel Lucent
Application granted granted Critical
Publication of ATE526629T1 publication Critical patent/ATE526629T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/27—Built-in tests
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3177—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
AT08858340T 2007-12-04 2008-11-25 Verfahren und vorrichtung zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen ATE526629T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/950,138 US7958479B2 (en) 2007-12-04 2007-12-04 Method and apparatus for describing and testing a system-on-chip
PCT/US2008/013110 WO2009073120A1 (en) 2007-12-04 2008-11-25 Method and apparatus for testing a system-on-chip involving parallel and serial accesses

Publications (1)

Publication Number Publication Date
ATE526629T1 true ATE526629T1 (de) 2011-10-15

Family

ID=40419118

Family Applications (1)

Application Number Title Priority Date Filing Date
AT08858340T ATE526629T1 (de) 2007-12-04 2008-11-25 Verfahren und vorrichtung zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen

Country Status (8)

Country Link
US (1) US7958479B2 (de)
EP (1) EP2232373B1 (de)
JP (1) JP5188580B2 (de)
KR (1) KR101204138B1 (de)
CN (1) CN101884031B (de)
AT (1) ATE526629T1 (de)
ES (1) ES2374483T3 (de)
WO (1) WO2009073120A1 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7949915B2 (en) * 2007-12-04 2011-05-24 Alcatel-Lucent Usa Inc. Method and apparatus for describing parallel access to a system-on-chip
US7962885B2 (en) * 2007-12-04 2011-06-14 Alcatel-Lucent Usa Inc. Method and apparatus for describing components adapted for dynamically modifying a scan path for system-on-chip testing
US7886263B1 (en) * 2007-12-10 2011-02-08 Cadence Design Systems, Inc. Testing to prescribe state capture by, and state retrieval from scan registers
US7958417B2 (en) * 2008-01-30 2011-06-07 Alcatel-Lucent Usa Inc. Apparatus and method for isolating portions of a scan path of a system-on-chip
US7954022B2 (en) * 2008-01-30 2011-05-31 Alcatel-Lucent Usa Inc. Apparatus and method for controlling dynamic modification of a scan path
CN103675576B (zh) * 2012-09-18 2016-02-10 英业达科技有限公司 基于边界扫描的芯片连接测试系统及其方法
US9310433B2 (en) * 2014-04-18 2016-04-12 Breker Verification Systems Testing SOC with portable scenario models and at different levels
US9727679B2 (en) * 2014-12-20 2017-08-08 Intel Corporation System on chip configuration metadata
US11403452B2 (en) * 2015-10-20 2022-08-02 Synopsys, Inc. Logic yield learning vehicle with phased design windows
CN106932705A (zh) * 2015-12-30 2017-07-07 深圳市中兴微电子技术有限公司 一种系统级封装多芯片互联测试方法及装置
US11156664B2 (en) * 2018-10-31 2021-10-26 SK Hynix Inc. Scan chain techniques and method of using scan chain structure
US10866283B2 (en) 2018-11-29 2020-12-15 Nxp B.V. Test system with embedded tester
US10983159B2 (en) * 2018-12-20 2021-04-20 International Business Machines Corporation Method and apparatus for wiring multiple technology evaluation circuits
US11327872B2 (en) * 2019-05-07 2022-05-10 Viavi Solutions Inc. Test instrument for software communications architecture device testing
CN112039728B (zh) * 2020-08-27 2021-05-18 中国科学院地质与地球物理研究所 端口通信测试方法及端口通信测试盒
CN117741411A (zh) * 2024-02-19 2024-03-22 西安简矽技术有限公司 一种芯片的调校系统和方法

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4872169A (en) * 1987-03-06 1989-10-03 Texas Instruments Incorporated Hierarchical scan selection
GB9622687D0 (en) 1996-10-31 1997-01-08 Sgs Thomson Microelectronics An integrated circuit with tap controller
US6708144B1 (en) 1997-01-27 2004-03-16 Unisys Corporation Spreadsheet driven I/O buffer synthesis process
US6606588B1 (en) 1997-03-14 2003-08-12 Interuniversitair Micro-Elecktronica Centrum (Imec Vzw) Design apparatus and a method for generating an implementable description of a digital system
US6456961B1 (en) 1999-04-30 2002-09-24 Srinivas Patil Method and apparatus for creating testable circuit designs having embedded cores
US6430718B1 (en) 1999-08-30 2002-08-06 Cypress Semiconductor Corp. Architecture, circuitry and method for testing one or more integrated circuits and/or receiving test information therefrom
US6587981B1 (en) * 1999-11-29 2003-07-01 Agilent Technologies, Inc. Integrated circuit with scan test structure
US6631504B2 (en) * 2000-01-18 2003-10-07 Cadence Design Systems, Inc Hierarchical test circuit structure for chips with multiple circuit blocks
US7181705B2 (en) 2000-01-18 2007-02-20 Cadence Design Systems, Inc. Hierarchical test circuit structure for chips with multiple circuit blocks
US6665828B1 (en) 2000-09-19 2003-12-16 International Business Machines Corporation Globally distributed scan blocks
JP3955196B2 (ja) 2001-09-05 2007-08-08 富士通株式会社 試験回路および半導体集積回路装置
KR100430074B1 (ko) 2002-01-08 2004-05-03 학교법인 한양학원 시스템칩 테스트 접근을 위한 랩드 코아 연결 모듈
US6678875B2 (en) 2002-01-25 2004-01-13 Logicvision, Inc. Self-contained embedded test design environment and environment setup utility
US20040002832A1 (en) 2002-05-20 2004-01-01 Chan Patrick P. Method and apparatus for boundary scan of serial interfaces
DE602004003475T2 (de) * 2003-02-10 2007-09-20 Koninklijke Philips Electronics N.V. Testen von integrierten schaltungen
US20050097416A1 (en) 2003-10-31 2005-05-05 Dominic Plunkett Testing of integrated circuits using boundary scan
KR100514319B1 (ko) * 2003-12-02 2005-09-13 조상욱 시스템 온 칩의 테스트를 위한 코아 접속 스위치
US7356745B2 (en) 2004-02-06 2008-04-08 Texas Instruments Incorporated IC with parallel scan paths and compare circuitry
DE602005015422D1 (de) * 2004-02-17 2009-08-27 Inst Nat Polytech Grenoble Integrierter schaltungschip mit kommunikationsmitteln, wodurch eine fernbedienung von testmitteln von ip-kernen der integrierten schaltung möglich wird
US7188330B2 (en) 2004-05-18 2007-03-06 Lsi Logic Corporation Handling of unused coreware with embedded boundary scan chains to avoid the need of a boundary scan synthesis tool during custom instance creation
US7360133B2 (en) 2004-05-18 2008-04-15 Lsi Logic Corporation Method for creating a JTAG tap controller in a slice for use during custom instance creation to avoid the need of a boundary scan synthesis tool
JP4388903B2 (ja) 2005-02-09 2009-12-24 富士通マイクロエレクトロニクス株式会社 Ｊｔａｇ試験方式
US7502979B2 (en) 2005-06-10 2009-03-10 Altera Corporation Pipelined scan structures for testing embedded cores
US7610568B2 (en) 2005-10-20 2009-10-27 Agere Systems Inc. Methods and apparatus for making placement sensitive logic modifications
CN101297208B (zh) * 2005-10-24 2012-05-30 Nxp股份有限公司 Ic测试方法和设备
US7949915B2 (en) 2007-12-04 2011-05-24 Alcatel-Lucent Usa Inc. Method and apparatus for describing parallel access to a system-on-chip
US7962885B2 (en) 2007-12-04 2011-06-14 Alcatel-Lucent Usa Inc. Method and apparatus for describing components adapted for dynamically modifying a scan path for system-on-chip testing
US7954022B2 (en) 2008-01-30 2011-05-31 Alcatel-Lucent Usa Inc. Apparatus and method for controlling dynamic modification of a scan path
US7958417B2 (en) 2008-01-30 2011-06-07 Alcatel-Lucent Usa Inc. Apparatus and method for isolating portions of a scan path of a system-on-chip

Also Published As

Publication number Publication date
ES2374483T3 (es) 2012-02-17
CN101884031B (zh) 2013-07-24
CN101884031A (zh) 2010-11-10
KR20100084186A (ko) 2010-07-23
US20090144594A1 (en) 2009-06-04
EP2232373B1 (de) 2011-09-28
KR101204138B1 (ko) 2012-11-22
JP5188580B2 (ja) 2013-04-24
WO2009073120A1 (en) 2009-06-11
EP2232373A1 (de) 2010-09-29
JP2011505643A (ja) 2011-02-24
US7958479B2 (en) 2011-06-07

Similar Documents

Publication Publication Date Title
ATE526629T1 (de) Verfahren und vorrichtung zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen
ATE540360T1 (de) Verfahren zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen
ATE467179T1 (de) Verfahren zum testen eines computerprogramms
WO2014105357A3 (en) Systems and methods for data entry in a non-destructive testing system
WO2008109645A3 (en) Automated oil well test classification
EA201291142A1 (ru) Машины, системы, реализуемые компьютером способы и компьютерные программные продукты для испытания и сертификации нефтегазового оборудования
MX2010007106A (es) Sistemas y metodos para el analisis de datos de pozos.
DE602006019858D1 (de) Verfahren und vorrichtung zur erkennung und behebung von defekten in einem inline-strom-fähigen ethernetsystem
TW200739106A (en) Test system and method for testing electronic devices using a pipelined testing architecture
ATE456271T1 (de) Vorrichtung und verfahren zum testen von produktakzeptanz auf einem drahtlosen gerät
DE602004012714D1 (de) Verfahren und vorrichtung zum prüfen integrierter schaltungen
EP3499371A3 (de) Echtzeitanalyse und steuerung für ein multiprozessorsystem
ATE485564T1 (de) System und verfahren zur verwendung einer modellanalyse zum erzeugen gerichteter prüfvektoren
WO2010107671A3 (en) Directed testing for property violations
ATE437542T1 (de) Vorrichtung, system und verfahren zum testen eines geräts mit eingeschränkten ressourcen
TW200720968A (en) System and method for performing deterministic processing
ATE427541T1 (de) Verfahren und vorrichtung zur durchgangsverkehrserkennung
TW200700757A (en) Built-in waveform edge deskew using digital-locked loops and coincidence detectors in an automated test equipment system
DE602007008463D1 (de) Verfahren, system und computerprogramm zum prüfen enquellen
DE602007013954D1 (de) Chipprüfvorrichtung und verfahren zum bereitstellen von timinginformationen
TW200801554A (en) Semiconductor failure analysis apparatus, failure analysis method, and failure analysis program
TW200943118A (en) Method and apparatus for managing test result data generated by a semiconductor test system
EA201270658A1 (ru) Способ, устройство и система испытания медицинского оборудования
DE602008006259D1 (de) Verfahren und vorrichtung zur zufuhr von gasmischungen in ein analysegerät
Le et al. Scalable fault localization for SystemC TLM designs

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties