ATE540360T1 - Verfahren zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen - Google Patents

Verfahren zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen

Info

Publication number
ATE540360T1
ATE540360T1 AT08857927T AT08857927T ATE540360T1 AT E540360 T1 ATE540360 T1 AT E540360T1 AT 08857927 T AT08857927 T AT 08857927T AT 08857927 T AT08857927 T AT 08857927T AT E540360 T1 ATE540360 T1 AT E540360T1
Authority
AT
Austria
Prior art keywords
chip
testing
present
serial access
algorithmic
Prior art date
Application number
AT08857927T
Other languages
English (en)
Inventor
Tapan Chakraborty
Chen-Huan Chiang
Suresh Goyal
Michele Portolan
Treuren Bradford Van
Original Assignee
Alcatel Lucent
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Lucent filed Critical Alcatel Lucent
Application granted granted Critical
Publication of ATE540360T1 publication Critical patent/ATE540360T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/27—Built-in tests

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
AT08857927T 2007-12-04 2008-11-24 Verfahren zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen ATE540360T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/950,212 US7949915B2 (en) 2007-12-04 2007-12-04 Method and apparatus for describing parallel access to a system-on-chip
PCT/US2008/013054 WO2009073100A1 (en) 2007-12-04 2008-11-24 Method and apparatus for testing a system-on-chip involving parallel and serial accesses

Publications (1)

Publication Number Publication Date
ATE540360T1 true ATE540360T1 (de) 2012-01-15

Family

ID=40404105

Family Applications (1)

Application Number Title Priority Date Filing Date
AT08857927T ATE540360T1 (de) 2007-12-04 2008-11-24 Verfahren zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen

Country Status (7)

Country Link
US (1) US7949915B2 (de)
EP (1) EP2232372B1 (de)
JP (1) JP5184645B2 (de)
KR (1) KR101121306B1 (de)
CN (1) CN101884032B (de)
AT (1) ATE540360T1 (de)
WO (1) WO2009073100A1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7962885B2 (en) * 2007-12-04 2011-06-14 Alcatel-Lucent Usa Inc. Method and apparatus for describing components adapted for dynamically modifying a scan path for system-on-chip testing
US7958479B2 (en) * 2007-12-04 2011-06-07 Alcatel-Lucent Usa Inc. Method and apparatus for describing and testing a system-on-chip
US7954022B2 (en) * 2008-01-30 2011-05-31 Alcatel-Lucent Usa Inc. Apparatus and method for controlling dynamic modification of a scan path
US7958417B2 (en) * 2008-01-30 2011-06-07 Alcatel-Lucent Usa Inc. Apparatus and method for isolating portions of a scan path of a system-on-chip
US8108742B2 (en) 2009-06-11 2012-01-31 Texas Instruments Incorporated Tap control of TCA scan clock and scan enable
US20120324302A1 (en) * 2011-06-17 2012-12-20 Qualcomm Incorporated Integrated circuit for testing using a high-speed input/output interface
US8914692B2 (en) * 2011-08-17 2014-12-16 Taiwan Semiconductor Manufacturing Co., Ltd. DRAM test architecture for wide I/O DRAM based 2.5D/3D system chips
US20130318486A1 (en) * 2012-05-23 2013-11-28 Lawrence SASAKI Method and system for generating verification environments
KR102038414B1 (ko) * 2013-06-20 2019-11-26 에스케이하이닉스 주식회사 테스트 장치 및 그의 동작 방법
US9727679B2 (en) * 2014-12-20 2017-08-08 Intel Corporation System on chip configuration metadata
US20170010325A1 (en) * 2015-07-08 2017-01-12 Qualcomm Incorporated Adaptive test time reduction
CN108734398B (zh) * 2018-05-17 2020-11-20 恒生电子股份有限公司 任务流同步控制方法、装置及存储介质和电子设备
US10983159B2 (en) * 2018-12-20 2021-04-20 International Business Machines Corporation Method and apparatus for wiring multiple technology evaluation circuits
US20230018793A1 (en) * 2022-09-22 2023-01-19 Intel Corporation Programmable Input And Output Interfaces In Processing Integrated Circuits For Servers And Other Devices

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6293672A (ja) 1985-10-21 1987-04-30 Hitachi Ltd 階層型論理装置
US4872169A (en) * 1987-03-06 1989-10-03 Texas Instruments Incorporated Hierarchical scan selection
JP3310096B2 (ja) * 1994-03-30 2002-07-29 株式会社東芝 集積回路装置
GB9622687D0 (en) * 1996-10-31 1997-01-08 Sgs Thomson Microelectronics An integrated circuit with tap controller
US6708144B1 (en) * 1997-01-27 2004-03-16 Unisys Corporation Spreadsheet driven I/O buffer synthesis process
US5751737A (en) * 1997-02-26 1998-05-12 Hewlett-Packard Company Boundary scan testing device
US6606588B1 (en) * 1997-03-14 2003-08-12 Interuniversitair Micro-Elecktronica Centrum (Imec Vzw) Design apparatus and a method for generating an implementable description of a digital system
US6456961B1 (en) * 1999-04-30 2002-09-24 Srinivas Patil Method and apparatus for creating testable circuit designs having embedded cores
US6430718B1 (en) * 1999-08-30 2002-08-06 Cypress Semiconductor Corp. Architecture, circuitry and method for testing one or more integrated circuits and/or receiving test information therefrom
US6587981B1 (en) * 1999-11-29 2003-07-01 Agilent Technologies, Inc. Integrated circuit with scan test structure
US7181705B2 (en) * 2000-01-18 2007-02-20 Cadence Design Systems, Inc. Hierarchical test circuit structure for chips with multiple circuit blocks
US6631504B2 (en) * 2000-01-18 2003-10-07 Cadence Design Systems, Inc Hierarchical test circuit structure for chips with multiple circuit blocks
US6665828B1 (en) * 2000-09-19 2003-12-16 International Business Machines Corporation Globally distributed scan blocks
JP3955196B2 (ja) * 2001-09-05 2007-08-08 富士通株式会社 試験回路および半導体集積回路装置
US6619079B2 (en) * 2001-12-28 2003-09-16 Chung Fai Cheung Security device for media storage disk box
KR100430074B1 (ko) 2002-01-08 2004-05-03 학교법인 한양학원 시스템칩 테스트 접근을 위한 랩드 코아 연결 모듈
US6678875B2 (en) * 2002-01-25 2004-01-13 Logicvision, Inc. Self-contained embedded test design environment and environment setup utility
JP2003308349A (ja) * 2002-04-15 2003-10-31 Fuji Electric Co Ltd 回路作成装置、テストパターン作成装置、設計支援装置、及びテストパターン作成方法
US20040002832A1 (en) * 2002-05-20 2004-01-01 Chan Patrick P. Method and apparatus for boundary scan of serial interfaces
US20050097416A1 (en) * 2003-10-31 2005-05-05 Dominic Plunkett Testing of integrated circuits using boundary scan
KR100514319B1 (ko) * 2003-12-02 2005-09-13 조상욱 시스템 온 칩의 테스트를 위한 코아 접속 스위치
US7356745B2 (en) * 2004-02-06 2008-04-08 Texas Instruments Incorporated IC with parallel scan paths and compare circuitry
JP2007524947A (ja) * 2004-02-17 2007-08-30 アンスティテュ ナシオナル ポリテクニーク ド グレノーブル 集積回路のｉｐコアのテスト手段のリモート制御を行うことができる通信手段を備える集積回路チップ
US7188330B2 (en) * 2004-05-18 2007-03-06 Lsi Logic Corporation Handling of unused coreware with embedded boundary scan chains to avoid the need of a boundary scan synthesis tool during custom instance creation
US7360133B2 (en) * 2004-05-18 2008-04-15 Lsi Logic Corporation Method for creating a JTAG tap controller in a slice for use during custom instance creation to avoid the need of a boundary scan synthesis tool
JP4388903B2 (ja) * 2005-02-09 2009-12-24 富士通マイクロエレクトロニクス株式会社 Ｊｔａｇ試験方式
US7502979B2 (en) * 2005-06-10 2009-03-10 Altera Corporation Pipelined scan structures for testing embedded cores
US7610568B2 (en) * 2005-10-20 2009-10-27 Agere Systems Inc. Methods and apparatus for making placement sensitive logic modifications
ATE462980T1 (de) 2005-10-24 2010-04-15 Nxp Bv Ic-testverfahren und vorrichtung
US8302065B2 (en) * 2006-03-13 2012-10-30 Freescale Semiconductor, Inc. Device and method for testing a device
US7962885B2 (en) * 2007-12-04 2011-06-14 Alcatel-Lucent Usa Inc. Method and apparatus for describing components adapted for dynamically modifying a scan path for system-on-chip testing
US7958479B2 (en) * 2007-12-04 2011-06-07 Alcatel-Lucent Usa Inc. Method and apparatus for describing and testing a system-on-chip
US7954022B2 (en) * 2008-01-30 2011-05-31 Alcatel-Lucent Usa Inc. Apparatus and method for controlling dynamic modification of a scan path
US7958417B2 (en) * 2008-01-30 2011-06-07 Alcatel-Lucent Usa Inc. Apparatus and method for isolating portions of a scan path of a system-on-chip

Also Published As

Publication number Publication date
EP2232372B1 (de) 2012-01-04
CN101884032B (zh) 2014-07-23
JP5184645B2 (ja) 2013-04-17
US20090144593A1 (en) 2009-06-04
KR20100084569A (ko) 2010-07-26
KR101121306B1 (ko) 2012-03-22
WO2009073100A1 (en) 2009-06-11
JP2011505573A (ja) 2011-02-24
US7949915B2 (en) 2011-05-24
CN101884032A (zh) 2010-11-10
EP2232372A1 (de) 2010-09-29

Similar Documents

Publication Publication Date Title
ATE526629T1 (de) Verfahren und vorrichtung zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen
ATE540360T1 (de) Verfahren zum prüfen eines systems auf einem chip unter beteiligung von parallelen und seriellen zugriffen
Moon et al. Testing for a unit root in panels with dynamic factors
Ahmed et al. Achievement of minimized combinatorial test suite for configuration-aware software functional testing using the cuckoo search algorithm
Wang et al. Transient signal analysis based on Levenberg–Marquardt method for fault feature extraction of rotating machines
ATE467179T1 (de) Verfahren zum testen eines computerprogramms
EP3465238A4 (de) System und verfahren für burn-in-test eines halbleiters
EP3499371A3 (de) Echtzeitanalyse und steuerung für ein multiprozessorsystem
EP4024279A4 (de) Verfahren zur simulation eines integrierten energiesystems, vorrichtung und computerlesbares speichermedium
MX2010007106A (es) Sistemas y metodos para el analisis de datos de pozos.
WO2014105357A3 (en) Systems and methods for data entry in a non-destructive testing system
WO2008109645A3 (en) Automated oil well test classification
TW200739106A (en) Test system and method for testing electronic devices using a pipelined testing architecture
FI20116278A7 (fi) Tietoverkkopohjainen testauspalvelu ja testaamismenetelmä tietoverkossa
ATE505734T1 (de) Chipprüfvorrichtung und verfahren zum bereitstellen von timinginformationen
FI20115104A0 (fi) Järjestelmä ja menetelmä malli-pohjaista testaamista varten
BR102012008593A8 (pt) projetista de script modular para sistema de teste de próxima geração
WO2014155050A3 (en) Method and apparatus for testing electronic systems
DE602007008463D1 (de) Verfahren, system und computerprogramm zum prüfen enquellen
ATE485564T1 (de) System und verfahren zur verwendung einer modellanalyse zum erzeugen gerichteter prüfvektoren
WO2010107671A3 (en) Directed testing for property violations
Lemonte et al. Testing hypotheses in the Birnbaum–Saunders distribution under type-II censored samples
TW200700757A (en) Built-in waveform edge deskew using digital-locked loops and coincidence detectors in an automated test equipment system
CN104361012B (zh) 一种城市轨道交通工程线路数据的测试方法及装置
EP3513187C0 (de) Verfahren zum durchführen eines allergietests, verfahren zum bestimmen einer degranulation bei zellen und vorrichtung zum durchführen eines allergietestes