ATE503298T1 - Pll-kalibration - Google Patents
Pll-kalibrationInfo
- Publication number
- ATE503298T1 ATE503298T1 AT08845290T AT08845290T ATE503298T1 AT E503298 T1 ATE503298 T1 AT E503298T1 AT 08845290 T AT08845290 T AT 08845290T AT 08845290 T AT08845290 T AT 08845290T AT E503298 T1 ATE503298 T1 AT E503298T1
- Authority
- AT
- Austria
- Prior art keywords
- modulation signal
- low frequency
- frequency component
- scaled
- phase locked
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0925—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop applying frequency modulation at the divider in the feedback loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0916—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop
- H03C3/0933—Modifications of modulator for regulating the mean frequency using a phase locked loop with frequency divider or counter in the loop using fractional frequency division in the feedback loop of the phase locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0941—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation at more than one point in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/095—Modifications of modulator for regulating the mean frequency using a phase locked loop applying frequency modulation to the loop in front of the voltage controlled oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03C—MODULATION
- H03C3/00—Angle modulation
- H03C3/02—Details
- H03C3/09—Modifications of modulator for regulating the mean frequency
- H03C3/0908—Modifications of modulator for regulating the mean frequency using a phase locked loop
- H03C3/0991—Modifications of modulator for regulating the mean frequency using a phase locked loop including calibration means or calibration methods
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07119902 | 2007-11-02 | ||
PCT/EP2008/009355 WO2009056361A2 (en) | 2007-11-02 | 2008-10-31 | Pll calibration |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE503298T1 true ATE503298T1 (de) | 2011-04-15 |
Family
ID=40591549
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT08845290T ATE503298T1 (de) | 2007-11-02 | 2008-10-31 | Pll-kalibration |
Country Status (7)
Country | Link |
---|---|
US (1) | US8364098B2 (de) |
EP (1) | EP2220761B1 (de) |
JP (1) | JP5296799B2 (de) |
CN (1) | CN102067440B (de) |
AT (1) | ATE503298T1 (de) |
DE (1) | DE602008005794D1 (de) |
WO (1) | WO2009056361A2 (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140106681A1 (en) * | 2012-10-12 | 2014-04-17 | Qualcomm Incorporated | Ku ADAPTATION FOR PHASE-LOCKED LOOP WITH TWO-POINT MODULATION |
WO2014089122A1 (en) | 2012-12-03 | 2014-06-12 | Patrick Rada | In medium communication system using log detector amplifier |
US9236892B2 (en) | 2013-03-15 | 2016-01-12 | Dockon Ag | Combination of steering antennas, CPL antenna(s), and one or more receive logarithmic detector amplifiers for SISO and MIMO applications |
US9263787B2 (en) | 2013-03-15 | 2016-02-16 | Dockon Ag | Power combiner and fixed/adjustable CPL antennas |
US9048943B2 (en) | 2013-03-15 | 2015-06-02 | Dockon Ag | Low-power, noise insensitive communication channel using logarithmic detector amplifier (LDA) demodulator |
KR102226415B1 (ko) | 2013-03-15 | 2021-03-11 | 도콘 아게 | 주파수 복조 능력이 내재된 주파수 선택적 대수 증폭기 |
US11183974B2 (en) | 2013-09-12 | 2021-11-23 | Dockon Ag | Logarithmic detector amplifier system in open-loop configuration for use as high sensitivity selective receiver without frequency conversion |
US11082014B2 (en) | 2013-09-12 | 2021-08-03 | Dockon Ag | Advanced amplifier system for ultra-wide band RF communication |
WO2015038191A1 (en) | 2013-09-12 | 2015-03-19 | Dockon Ag | Logarithmic detector amplifier system for use as high sensitivity selective receiver without frequency conversion |
US9350296B1 (en) * | 2015-01-23 | 2016-05-24 | Freescale Semiconductor, Inc. | Systems and methods for calibrating a dual port phase locked loop |
CN113364509B (zh) * | 2021-05-10 | 2022-11-18 | 上海航天电子有限公司 | Pm测控体制防错锁方法及其实现电路 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4810977A (en) * | 1987-12-22 | 1989-03-07 | Hewlett-Packard Company | Frequency modulation in phase-locked loops |
EP0961412B1 (de) * | 1998-05-29 | 2004-10-06 | Motorola Semiconducteurs S.A. | Frequenzsynthetisierer |
US6049255A (en) | 1998-06-05 | 2000-04-11 | Telefonaktiebolaget Lm Ericsson | Tuning the bandwidth of a phase-locked loop |
CA2281522C (en) | 1999-09-10 | 2004-12-07 | Philsar Electronics Inc. | Delta-sigma based two-point angle modulation scheme |
US6229400B1 (en) * | 1999-10-22 | 2001-05-08 | Motorola Inc. | Method and apparatus for a calibrated frequency modulation phase locked loop |
DE10127612A1 (de) | 2001-06-07 | 2003-01-02 | Infineon Technologies Ag | Zwei-Punkt-Modulator mit PLL-Schaltung und vereinfachter digitaler Vorfilterung |
US20030043950A1 (en) | 2001-09-04 | 2003-03-06 | Hansen Eric J. | Phase-locked loop frequency synthesizer with two-point modulation |
DE10147963A1 (de) | 2001-09-28 | 2003-04-30 | Infineon Technologies Ag | Abgleichverfahren für eine nach dem Zwei-Punkt-Prinzip arbeitende PLL-Schaltung und PLL-Schaltung mit einer Abgleichvorrichtung |
FR2840469A1 (fr) * | 2002-05-28 | 2003-12-05 | Koninkl Philips Electronics Nv | Boucle a verrouillage de phase |
US6909331B2 (en) * | 2002-08-28 | 2005-06-21 | Qualcomm Incorporated | Phase locked loop having a forward gain adaptation module |
US7015738B1 (en) * | 2003-06-18 | 2006-03-21 | Weixun Cao | Direct modulation of a voltage-controlled oscillator (VCO) with adaptive gain control |
JP4437097B2 (ja) * | 2004-03-02 | 2010-03-24 | パナソニック株式会社 | 2点変調型周波数変調装置及び無線送信装置 |
US7728690B2 (en) * | 2007-10-19 | 2010-06-01 | Qualcomm, Incorporated | Method and apparatus for compensating for tuning nonlinearity of an oscillator |
-
2008
- 2008-10-31 DE DE602008005794T patent/DE602008005794D1/de active Active
- 2008-10-31 WO PCT/EP2008/009355 patent/WO2009056361A2/en active Application Filing
- 2008-10-31 JP JP2010532491A patent/JP5296799B2/ja not_active Expired - Fee Related
- 2008-10-31 AT AT08845290T patent/ATE503298T1/de not_active IP Right Cessation
- 2008-10-31 EP EP08845290A patent/EP2220761B1/de not_active Not-in-force
- 2008-10-31 CN CN2008801237290A patent/CN102067440B/zh not_active Expired - Fee Related
-
2010
- 2010-04-30 US US12/771,900 patent/US8364098B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
DE602008005794D1 (de) | 2011-05-05 |
JP2011503983A (ja) | 2011-01-27 |
US8364098B2 (en) | 2013-01-29 |
US20100279635A1 (en) | 2010-11-04 |
EP2220761B1 (de) | 2011-03-23 |
WO2009056361A3 (en) | 2010-01-07 |
JP5296799B2 (ja) | 2013-09-25 |
CN102067440B (zh) | 2013-11-20 |
WO2009056361A2 (en) | 2009-05-07 |
EP2220761A2 (de) | 2010-08-25 |
CN102067440A (zh) | 2011-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE503298T1 (de) | Pll-kalibration | |
WO2009052457A3 (en) | Method and apparatus for compensating for tuning nonlinearity of an oscillator | |
WO2012109227A3 (en) | Group delay calibration method for power amplifier envelope tracking | |
GB0906418D0 (en) | Digital phase-locked loop architecture | |
WO2007092244A3 (en) | Rf power amplifier controller circuit with compensation for output impedance mismatch | |
WO2009154906A3 (en) | Apparatus and method for multi-phase clock generation | |
WO2013060608A3 (en) | Temperature compensation in a pll | |
JP5273056B2 (ja) | 電力増幅器 | |
ATE323966T1 (de) | Phasenregelkreismodulator mit korrektur der verstärkung des modulationssignals | |
JP2016507190A5 (de) | ||
ATE504076T1 (de) | Verfahren zur steuerung der ionenenergie in radiofrequenzplasmen | |
ATE536662T1 (de) | Phasenregelkreis mit selbstkorrigierender übertragungsfunktion von phase-zu-digital | |
ATE484888T1 (de) | Direktkonversion mit variablem amplituden lo signal | |
WO2010008226A3 (en) | Switching power amplifier and method of controlling the same | |
WO2012142101A3 (en) | Radio frequency (rf) amplifier utilizing a predistortion circuit and related techniques | |
WO2010068679A3 (en) | Digital phase-locked loop with two-point modulation and adaptive delay matching | |
US8803627B1 (en) | Wideband direct DCO modulator with in-band compensation | |
WO2014070938A3 (en) | Spur cancellation in gsm-gprs-edge power amplifiers with dc-dc converters | |
WO2010033436A3 (en) | Techniques for generating fractional clock signals | |
WO2009109636A3 (en) | Phase-locked loop | |
WO2011153096A3 (en) | Methods and apparatuses for delay-locked loops and phase-locked loops | |
US8594589B2 (en) | Power amplifier, power amplification method, and storage medium | |
WO2008119951A3 (en) | Frequency control method and apparatus | |
Jiang et al. | Integrated class-D audio amplifier with 95% efficiency and 105 dB SNR | |
WO2008016731A3 (en) | Tunable generation of terahertz radiation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |