ATE503192T1 - Parametrisches scan-register, digitale schaltung und verfahren zum prüfen einer digitalen schaltung unter verwendung eines solchen registers - Google Patents
Parametrisches scan-register, digitale schaltung und verfahren zum prüfen einer digitalen schaltung unter verwendung eines solchen registersInfo
- Publication number
- ATE503192T1 ATE503192T1 AT07820965T AT07820965T ATE503192T1 AT E503192 T1 ATE503192 T1 AT E503192T1 AT 07820965 T AT07820965 T AT 07820965T AT 07820965 T AT07820965 T AT 07820965T AT E503192 T1 ATE503192 T1 AT E503192T1
- Authority
- AT
- Austria
- Prior art keywords
- register
- digital circuit
- parametric
- testing
- output
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/30—Marginal testing, e.g. by varying supply voltage
- G01R31/3004—Current or voltage test
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318541—Scan latches or cell details
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
- Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0608798A FR2906891B1 (fr) | 2006-10-06 | 2006-10-06 | Registre scan parametrique, circuit numerique et procede de test d'un circuit numerique a l'aide d'un tel registre |
PCT/EP2007/060591 WO2008040798A1 (fr) | 2006-10-06 | 2007-10-05 | Registre scan parametrique, circuit numerique et procede de test d'un circuit numerique a l'aide d'un tel registre |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE503192T1 true ATE503192T1 (de) | 2011-04-15 |
Family
ID=38353769
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT07820965T ATE503192T1 (de) | 2006-10-06 | 2007-10-05 | Parametrisches scan-register, digitale schaltung und verfahren zum prüfen einer digitalen schaltung unter verwendung eines solchen registers |
Country Status (7)
Country | Link |
---|---|
US (1) | US20100293425A1 (de) |
EP (1) | EP2069814B1 (de) |
JP (1) | JP2010506161A (de) |
AT (1) | ATE503192T1 (de) |
DE (1) | DE602007013428D1 (de) |
FR (1) | FR2906891B1 (de) |
WO (1) | WO2008040798A1 (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8140923B2 (en) * | 2009-04-09 | 2012-03-20 | Lsi Corporation | Test circuit and method for testing of infant mortality related defects |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4130329B2 (ja) * | 2002-04-18 | 2008-08-06 | 松下電器産業株式会社 | スキャンパス回路および当該スキャンパス回路を備えた半導体集積回路 |
WO2003093843A1 (en) * | 2002-05-01 | 2003-11-13 | Logicvision(Canada), Inc | Circuit and method for adding parametric test capability to digital boundary scan |
-
2006
- 2006-10-06 FR FR0608798A patent/FR2906891B1/fr not_active Expired - Fee Related
-
2007
- 2007-10-05 DE DE602007013428T patent/DE602007013428D1/de active Active
- 2007-10-05 AT AT07820965T patent/ATE503192T1/de not_active IP Right Cessation
- 2007-10-05 EP EP07820965A patent/EP2069814B1/de not_active Not-in-force
- 2007-10-05 US US12/444,443 patent/US20100293425A1/en not_active Abandoned
- 2007-10-05 WO PCT/EP2007/060591 patent/WO2008040798A1/fr active Application Filing
- 2007-10-05 JP JP2009530899A patent/JP2010506161A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
WO2008040798A1 (fr) | 2008-04-10 |
FR2906891B1 (fr) | 2008-12-19 |
EP2069814B1 (de) | 2011-03-23 |
JP2010506161A (ja) | 2010-02-25 |
DE602007013428D1 (de) | 2011-05-05 |
US20100293425A1 (en) | 2010-11-18 |
EP2069814A1 (de) | 2009-06-17 |
FR2906891A1 (fr) | 2008-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE462980T1 (de) | Ic-testverfahren und vorrichtung | |
US8549370B2 (en) | On-chip functional debugger and a method of providing on-chip functional debugging | |
DE602006012082D1 (de) | Ic-testverfahren und vorrichtung | |
US8566656B2 (en) | Testing circuit and method | |
ATE531131T1 (de) | Verfahren und vorrichtung zum verteilen mehrerer signaleingänge an mehrere integrierte schaltungen | |
ATE403160T1 (de) | Testarchitektur und -verfahren | |
ATE472106T1 (de) | Ic-testverfahren und vorrichtung | |
CN100465944C (zh) | 一种补偿示波器时基抖动的方法 | |
TW200608030A (en) | Testing method and testing circuit for a semiconductor device | |
ATE503192T1 (de) | Parametrisches scan-register, digitale schaltung und verfahren zum prüfen einer digitalen schaltung unter verwendung eines solchen registers | |
US7890824B2 (en) | Asynchronous communication apparatus using JTAG test data registers | |
DE602005012266D1 (de) | Schaltungsanordnung und verfahren zum prüfen einerdungsschaltung | |
US20100146349A1 (en) | Semiconductor integrated circuit including logic circuit having scan path and test circuit for conducting scan path test | |
CN113702798A (zh) | 一种边界扫描测试方法、装置、设备、芯片及存储介质 | |
US20090063086A1 (en) | Apparatus for testing semiconductor integrated circuit and method for testing semiconductor integrated circuit | |
US8055961B2 (en) | Semiconductor device testing | |
JP4167217B2 (ja) | Lsi、lsi検査方法およびマルチチップモジュール | |
DE602004019651D1 (de) | System und verfahren für optimierten test und konfigurationsdurchsatz elektronischer schaltungen | |
ATE464571T1 (de) | Verfahren und testvorrichtung zur prüfung integrierter schaltungen | |
US7949918B2 (en) | Asynchronous communication using standard boundary architecture cells | |
US7380230B2 (en) | Timing skew measurement system | |
CN104133174B (zh) | 一种基于SignaltapⅡ的FPGA开发板管脚缺陷检测方法 | |
US7843210B2 (en) | Semiconductor integrated circuit device and testing method of the same | |
JP2010002345A (ja) | Acテスト容易化回路およびacテスト方法 | |
KR101337333B1 (ko) | 반도체소자 테스터용 신호발생장치의 포맷터 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |