ATE495490T1 - Vorrichtung und verfahren zur verarbeitung von geschachtelten unterbrechungen - Google Patents
Vorrichtung und verfahren zur verarbeitung von geschachtelten unterbrechungenInfo
- Publication number
- ATE495490T1 ATE495490T1 AT03794004T AT03794004T ATE495490T1 AT E495490 T1 ATE495490 T1 AT E495490T1 AT 03794004 T AT03794004 T AT 03794004T AT 03794004 T AT03794004 T AT 03794004T AT E495490 T1 ATE495490 T1 AT E495490T1
- Authority
- AT
- Austria
- Prior art keywords
- interrupt condition
- snapshot buffer
- handling
- elements
- interruptions
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30105—Register structure
- G06F9/30116—Shadow registers, e.g. coupled registers, not forming part of the register space
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
- G06F9/30134—Register stacks; shift registers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30181—Instruction operation extension or modification
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
- G06F9/3863—Recovery, e.g. branch miss-prediction, exception handling using multiple copies of the architectural state, e.g. shadow registers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/461—Saving or restoring of program or task context
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
- Exchange Systems With Centralized Control (AREA)
- Advance Control (AREA)
- Meat, Egg Or Seafood Products (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP02078613 | 2002-09-03 | ||
| PCT/IB2003/003855 WO2004023314A2 (en) | 2002-09-03 | 2003-09-01 | Method and apparatus for handling nested interrupts |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE495490T1 true ATE495490T1 (de) | 2011-01-15 |
Family
ID=31970381
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT03794004T ATE495490T1 (de) | 2002-09-03 | 2003-09-01 | Vorrichtung und verfahren zur verarbeitung von geschachtelten unterbrechungen |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US20050262389A1 (de) |
| EP (1) | EP1537480B1 (de) |
| JP (1) | JP2005537580A (de) |
| CN (1) | CN1678999A (de) |
| AT (1) | ATE495490T1 (de) |
| AU (1) | AU2003259443A1 (de) |
| DE (1) | DE60335724D1 (de) |
| WO (1) | WO2004023314A2 (de) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7895597B2 (en) * | 2005-09-15 | 2011-02-22 | Nokia Corporation | Method, apparatus and computer program product enabling full pre-emptive scheduling of green threads on a virtual machine |
| US7480184B2 (en) | 2007-01-07 | 2009-01-20 | International Business Machines Corporation | Maximum likelihood statistical method of operations for multi-bit semiconductor memory |
| DE102007038545A1 (de) | 2007-08-16 | 2009-02-19 | Robert Bosch Gmbh | Programmierbarer Filterprozessor |
| KR101669989B1 (ko) * | 2010-05-27 | 2016-10-28 | 삼성전자주식회사 | 파이프라인 프로세서 및 이퀄 모델 보존 방법 |
| US8495750B2 (en) | 2010-08-31 | 2013-07-23 | International Business Machines Corporation | Filesystem management and security system |
| US10838733B2 (en) * | 2017-04-18 | 2020-11-17 | International Business Machines Corporation | Register context restoration based on rename register recovery |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3781810A (en) * | 1972-04-26 | 1973-12-25 | Bell Telephone Labor Inc | Scheme for saving and restoring register contents in a data processor |
| JPS6054049A (ja) * | 1983-09-02 | 1985-03-28 | Hitachi Ltd | デ−タ処理装置におけるサブル−チンリンク制御方式 |
| JPS63156236A (ja) * | 1986-12-19 | 1988-06-29 | Toshiba Corp | レジスタ装置 |
| US5115506A (en) * | 1990-01-05 | 1992-05-19 | Motorola, Inc. | Method and apparatus for preventing recursion jeopardy |
| JP3333196B2 (ja) * | 1991-07-08 | 2002-10-07 | セイコーエプソン株式会社 | トラップ処理方法 |
| US5327566A (en) * | 1991-07-12 | 1994-07-05 | Hewlett Packard Company | Stage saving and restoring hardware mechanism |
| US5515538A (en) * | 1992-05-29 | 1996-05-07 | Sun Microsystems, Inc. | Apparatus and method for interrupt handling in a multi-threaded operating system kernel |
| US5958041A (en) * | 1997-06-26 | 1999-09-28 | Sun Microsystems, Inc. | Latency prediction in a pipelined microarchitecture |
| US6553487B1 (en) * | 2000-01-07 | 2003-04-22 | Motorola, Inc. | Device and method for performing high-speed low overhead context switch |
| JP3801987B2 (ja) * | 2000-10-18 | 2006-07-26 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | ディジタル信号処理装置 |
-
2003
- 2003-09-01 DE DE60335724T patent/DE60335724D1/de not_active Expired - Lifetime
- 2003-09-01 EP EP03794004A patent/EP1537480B1/de not_active Expired - Lifetime
- 2003-09-01 US US10/526,421 patent/US20050262389A1/en not_active Abandoned
- 2003-09-01 CN CNA038208172A patent/CN1678999A/zh active Pending
- 2003-09-01 WO PCT/IB2003/003855 patent/WO2004023314A2/en not_active Ceased
- 2003-09-01 JP JP2004533771A patent/JP2005537580A/ja active Pending
- 2003-09-01 AT AT03794004T patent/ATE495490T1/de not_active IP Right Cessation
- 2003-09-01 AU AU2003259443A patent/AU2003259443A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| WO2004023314A2 (en) | 2004-03-18 |
| US20050262389A1 (en) | 2005-11-24 |
| AU2003259443A1 (en) | 2004-03-29 |
| EP1537480A2 (de) | 2005-06-08 |
| DE60335724D1 (de) | 2011-02-24 |
| WO2004023314A3 (en) | 2004-09-16 |
| EP1537480B1 (de) | 2011-01-12 |
| JP2005537580A (ja) | 2005-12-08 |
| CN1678999A (zh) | 2005-10-05 |
| AU2003259443A8 (en) | 2004-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE50207861D1 (de) | Verfahren, gerätesystem und computerprogrammsystem zur verarbeitung von dokumentendaten | |
| DE60119400D1 (de) | Datenverarbeitungssystem, tragbare elektronische Vorrichtung, Zugangsvorrichtung zur tragbaren elektronischen Vorrichtung, und Verfahren zum Gebrauch von Speicherraum | |
| DE60122773D1 (de) | Verfahren und vorrichtung zur verarbeitung von datenpaketen | |
| FI20011611L (fi) | Menetelmä informaation käsittelemiseksi elektroniikkalaitteessa, järjestelmä, elektroniikkalaite ja suoritinlohko | |
| WO2004053841A3 (en) | Apparatus and method for matrix data processing | |
| TW200517964A (en) | Inter-processor interrupts | |
| DE69424115D1 (de) | Rechnersystem und Verfahren zur Verarbeitung von Vektordaten | |
| ATE232999T1 (de) | Verfahren und vorrichtung zur gleichzeitigen datenverarbeitung | |
| DE60326827D1 (de) | System und verfahren zum erkennen von bösartigem code | |
| ATE368256T1 (de) | Verfahren und vorrichtung zur feststellung einer prozessorenbelastung | |
| DE69924827D1 (de) | Verfahren und Vorrichtung zur Verarbeitung von Bilddaten | |
| AU2003245924A8 (en) | Method and system for simulating order processing processes, corresponding computer program product, and corresponding computer-readable storage medium | |
| WO2004003729A3 (en) | Apparatus for register file extension | |
| ATE495490T1 (de) | Vorrichtung und verfahren zur verarbeitung von geschachtelten unterbrechungen | |
| DE60324746D1 (de) | Vorrichtung zum Transportieren und Bearbeiten von Substraten | |
| DE69525120D1 (de) | Verfahren und Vorrichtung zur Verarbeitung von Ein-/Ausgabeanforderungen von mehreren Host-Rechnern | |
| ATE366492T1 (de) | Verfahren und vorrichtung zur unterstützung von transaktionen | |
| DE60237494D1 (de) | Vorrichtung, Verfahren und Rechnerprogramm zum Anzeigen von Signalverarbeitungsdaten | |
| ATE450831T1 (de) | Vorrichtung und verfahren zur handhabung von dma- anforderungen in einer virtuellspeicher-umgebung | |
| DE50001019D1 (de) | Vorrichtung und verfahren zur eingabe von steuerinformationen in computersysteme | |
| DE60234904D1 (de) | Vorrichtung und verfahren zur verarbeitung von bildsignalen, rechnerlesbares aufzeichnungsmedium und programm | |
| DE60321520D1 (de) | Vorrichtung mit flexiblem Datenbus zur Verarbeitung von Wellenformen | |
| WO2005050471A3 (de) | Datenverarbeitungssystem und -vorrichtung | |
| DE50204101D1 (de) | Verfahren und datenverarbeitungseinrichtung zur inbetriebsetzung von manufacturing execution systems (mes) - komponenten | |
| ATE264520T1 (de) | Vorrichtung und verfahren zur verminderung von datenschreibverkehr in prozessoren mit ausnahmeroutinen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |