ATE368256T1 - Verfahren und vorrichtung zur feststellung einer prozessorenbelastung - Google Patents

Verfahren und vorrichtung zur feststellung einer prozessorenbelastung

Info

Publication number
ATE368256T1
ATE368256T1 AT04031040T AT04031040T ATE368256T1 AT E368256 T1 ATE368256 T1 AT E368256T1 AT 04031040 T AT04031040 T AT 04031040T AT 04031040 T AT04031040 T AT 04031040T AT E368256 T1 ATE368256 T1 AT E368256T1
Authority
AT
Austria
Prior art keywords
determining
processor utilization
processors load
load
data processing
Prior art date
Application number
AT04031040T
Other languages
English (en)
Inventor
Vasudevan Srinivasan
Avinash Chakravarthy
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE368256T1 publication Critical patent/ATE368256T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3409—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment
    • G06F11/3419—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment by assessing time
    • G06F11/3423—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment by assessing time where the assessed time is active or idle time
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3466—Performance evaluation by tracing or monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/88—Monitoring involving counting
AT04031040T 2003-12-30 2004-12-30 Verfahren und vorrichtung zur feststellung einer prozessorenbelastung ATE368256T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/750,395 US7617488B2 (en) 2003-12-30 2003-12-30 Method and apparatus and determining processor utilization

Publications (1)

Publication Number Publication Date
ATE368256T1 true ATE368256T1 (de) 2007-08-15

Family

ID=34620644

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04031040T ATE368256T1 (de) 2003-12-30 2004-12-30 Verfahren und vorrichtung zur feststellung einer prozessorenbelastung

Country Status (4)

Country Link
US (1) US7617488B2 (de)
EP (1) EP1555614B1 (de)
AT (1) ATE368256T1 (de)
DE (1) DE602004007754T2 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7299370B2 (en) * 2003-06-10 2007-11-20 Intel Corporation Method and apparatus for improved reliability and reduced power in a processor by automatic voltage control during processor idle states
JP4871494B2 (ja) * 2004-03-31 2012-02-08 パナソニック株式会社 映像信号処理装置
US20060048160A1 (en) * 2004-09-02 2006-03-02 International Business Machines Corporation Method, apparatus, and computer program product for providing a self-tunable parameter used for dynamically yielding an idle processor
US8230422B2 (en) * 2005-01-13 2012-07-24 International Business Machines Corporation Assist thread for injecting cache memory in a microprocessor
US7904912B2 (en) * 2005-08-30 2011-03-08 International Business Machines Corporation Adaptive processor utilization reporting handling different processor frequencies
US7689838B2 (en) * 2005-12-22 2010-03-30 Intel Corporation Method and apparatus for providing for detecting processor state transitions
US8443341B2 (en) * 2006-11-09 2013-05-14 Rogue Wave Software, Inc. System for and method of capturing application characteristics data from a computer system and modeling target system
US9223629B2 (en) * 2007-01-31 2015-12-29 Hewlett-Packard Development Company, L.P. Data processing system and method
US7926035B2 (en) * 2007-04-24 2011-04-12 Microsoft Corporation Testing multi-thread software using prioritized context switch limits
US7725296B1 (en) * 2007-09-24 2010-05-25 United Services Automobile Association (Usaa) Estimating processor usage
US8205100B2 (en) * 2008-06-19 2012-06-19 Oracle America, Inc. Method and system for power management using tracing data
US8161493B2 (en) 2008-07-15 2012-04-17 International Business Machines Corporation Weighted-region cycle accounting for multi-threaded processor cores
US8578138B2 (en) 2009-08-31 2013-11-05 Intel Corporation Enabling storage of active state in internal storage of processor rather than in SMRAM upon entry to system management mode
US9954718B1 (en) * 2012-01-11 2018-04-24 Amazon Technologies, Inc. Remote execution of applications over a dispersed network
KR20140002200A (ko) * 2012-06-28 2014-01-08 삼성전자주식회사 무선 디스플레이 소스 장치 및 싱크 장치
US9753793B2 (en) * 2014-06-30 2017-09-05 Intel Corporation Techniques for handling errors in persistent memory
US10997048B2 (en) * 2016-12-30 2021-05-04 Intel Corporation Apparatus and method for multithreading-aware performance monitoring events
US10360128B2 (en) * 2017-01-23 2019-07-23 American Express Travel Related Services Company, Inc. System and method for dynamic scaling of concurrent processing threads
US11099741B1 (en) * 2017-10-31 2021-08-24 EMC IP Holding Company LLC Parallel access volume I/O processing with intelligent alias selection across logical control units
US11436043B2 (en) 2019-11-13 2022-09-06 International Business Machines Corporation Operating system code patching during live migration

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU616213B2 (en) * 1987-11-09 1991-10-24 Tandem Computers Incorporated Method and apparatus for synchronizing a plurality of processors
US5072376A (en) * 1988-06-10 1991-12-10 Amdahl Corporation Measuring utilization of processor shared by multiple system control programs
US5021679A (en) * 1989-06-30 1991-06-04 Poqet Computer Corporation Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency
US5153535A (en) * 1989-06-30 1992-10-06 Poget Computer Corporation Power supply and oscillator for a computer system providing automatic selection of supply voltage and frequency
US5168554A (en) * 1989-10-13 1992-12-01 International Business Machines Corporation Converting trace data from processors executing in parallel into graphical form
WO1993012480A1 (en) * 1991-12-17 1993-06-24 Compaq Computer Corporation Apparatus for reducing computer system power consumption
US5752011A (en) * 1994-06-20 1998-05-12 Thomas; C. Douglas Method and system for controlling a processor's clock frequency in accordance with the processor's temperature
US5734585A (en) * 1994-11-07 1998-03-31 Norand Corporation Method and apparatus for sequencing power delivery in mixed supply computer systems
JPH1063550A (ja) * 1996-08-23 1998-03-06 Fujitsu Ltd 実行性能解析表示方法およびその方法を実施するプログラムを記録した媒体
US5835705A (en) * 1997-03-11 1998-11-10 International Business Machines Corporation Method and system for performance per-thread monitoring in a multithreaded processor
US6018759A (en) * 1997-12-22 2000-01-25 International Business Machines Corporation Thread switch tuning tool for optimal performance in a computer processor
US6711526B2 (en) * 2000-12-29 2004-03-23 Intel Corporation Operating system-independent method and system of determining CPU utilization
US7191440B2 (en) * 2001-08-15 2007-03-13 Intel Corporation Tracking operating system process and thread execution and virtual machine execution in hardware or in a virtual machine monitor
US6816809B2 (en) * 2002-07-23 2004-11-09 Hewlett-Packard Development Company, L.P. Hardware based utilization metering
US7694164B2 (en) * 2002-09-20 2010-04-06 Intel Corporation Operating system-independent method and system of determining CPU utilization
US20040199919A1 (en) * 2003-04-04 2004-10-07 Tovinkere Vasanth R. Methods and apparatus for optimal OpenMP application performance on Hyper-Threading processors

Also Published As

Publication number Publication date
US7617488B2 (en) 2009-11-10
US20050149929A1 (en) 2005-07-07
EP1555614A3 (de) 2006-01-04
DE602004007754T2 (de) 2007-12-06
EP1555614A2 (de) 2005-07-20
DE602004007754D1 (de) 2007-09-06
EP1555614B1 (de) 2007-07-25

Similar Documents

Publication Publication Date Title
ATE368256T1 (de) Verfahren und vorrichtung zur feststellung einer prozessorenbelastung
DE50207861D1 (de) Verfahren, gerätesystem und computerprogrammsystem zur verarbeitung von dokumentendaten
ATE312382T1 (de) Verfahren und vorrichtung zum dynamischen zuweisen von benutzungsrechten zu digitalen werken
DE60326664D1 (de) Vorrichtung zur Durchführung von Netzwerkverarbeitungsfunktionen
DE602005016196D1 (de) Verfahren, Vorrichtung, System und Komputerprogramm zur Übermittlung von Einstellungsdaten
DE69940372D1 (de) Vorrichtung, programm oder system zur verarbeitung geheimer informationen
DE60228918D1 (de) System, Verfahren, Vorrichtung und Programm zur Informationsverarbeitung
WO2006036504A3 (en) System, method and apparatus for dependency chain processing
FR2834806B1 (fr) Systeme, procede et appareil electronique de traitement d'indicateurs graphiques minuscules
ATE357781T1 (de) Verfahren und vorrichtung zur verminderung von übertragungsfehlern
EP1783609A4 (de) Verarbeitungsverwaltungseinrichtung, computersystem, verfahren zur verteilten verarbeitung und computerprogramm
DE60230580D1 (de) Verfahren, Anordnung und Computerprogramm zur Bildverarbeitung
DE602004012485D1 (de) Vorrichtung, Verfahren und Rechnerprogramm zur Verwaltung von digitalen Zertifikaten
EP1549055A4 (de) Datenverarbeitungseinrichtung, datenverarbeitungsverfahren, computerprogramm und datenverarbeitungssystem
EP1505765A4 (de) Datenverarbeitungssystem, datenverarbeitungseinrichtung, datenverarbeitungsverfahren und computerprogramm
DE60325191D1 (de) Verfahren, vorrichtung und computerprogramm zur sprachsynthese
ATE556371T1 (de) System zur automatischen bearbeitung von bestandteilen einer vorrichtung
TW200720968A (en) System and method for performing deterministic processing
DE60128201D1 (de) Verfahren und Vorrichtung zur Verwaltung von Information, und Rechnerprogramm
DE60320912D1 (de) Verfahren, Vorrichtung und Programm zur Bildverarbeitung sowie Bildaufzeichnungsvorrichtung
DE60103131D1 (de) Verfahren und vorrichtung zur automatischen wahrnehmung
DE602004028747D1 (de) Verfahren zum zählen von objekten in einer überwachten umgebung und vorrichtung dafür
EP1768024A4 (de) Verarbeitungs-verwaltungseinrichtung, computersystem, verfahren zur verteilten verarbeitung und computerprogramm
ATE506645T1 (de) Verfahren und vorrichtung zur bereitstellung eines benutzerprioritätsmodus
DE602004003521D1 (de) Verfahren, Vorrichtung und Programm zur Bildverarbeitung und zur Detektion von anormalen Schatten

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties