ATE480938T1 - Entscheidungsrückgekoppelter entzerrer - Google Patents

Entscheidungsrückgekoppelter entzerrer

Info

Publication number
ATE480938T1
ATE480938T1 AT02733061T AT02733061T ATE480938T1 AT E480938 T1 ATE480938 T1 AT E480938T1 AT 02733061 T AT02733061 T AT 02733061T AT 02733061 T AT02733061 T AT 02733061T AT E480938 T1 ATE480938 T1 AT E480938T1
Authority
AT
Austria
Prior art keywords
feedback
equalizer
feedback equalizer
decision
feedback loop
Prior art date
Application number
AT02733061T
Other languages
German (de)
English (en)
Inventor
Dagnachew Birru
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE480938T1 publication Critical patent/ATE480938T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H15/00—Transversal filters
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03057—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03439—Fixed structures
    • H04L2025/03445—Time domain
    • H04L2025/03471—Tapped delay lines
    • H04L2025/03484—Tapped delay lines time-recursive
    • H04L2025/0349—Tapped delay lines time-recursive as a feedback filter

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Dc Digital Transmission (AREA)
  • Fish Paste Products (AREA)
  • Paper (AREA)
  • Working-Up Tar And Pitch (AREA)
AT02733061T 2001-05-29 2002-05-28 Entscheidungsrückgekoppelter entzerrer ATE480938T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/866,822 US20020181575A1 (en) 2001-05-29 2001-05-29 Circuitry for Mitigating performance loss associated with feedback loop delay in decision feedback equalizer and method therefor
PCT/IB2002/001910 WO2002098089A2 (fr) 2001-05-29 2002-05-28 Circuits de reduction de la perte de performance associee au retard de boucle de retroaction dans un egaliseur a decision retroactive et procede correspondant

Publications (1)

Publication Number Publication Date
ATE480938T1 true ATE480938T1 (de) 2010-09-15

Family

ID=25348494

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02733061T ATE480938T1 (de) 2001-05-29 2002-05-28 Entscheidungsrückgekoppelter entzerrer

Country Status (8)

Country Link
US (1) US20020181575A1 (fr)
EP (1) EP1396127B1 (fr)
JP (1) JP4542775B2 (fr)
KR (1) KR100859946B1 (fr)
CN (1) CN1237764C (fr)
AT (1) ATE480938T1 (fr)
DE (1) DE60237600D1 (fr)
WO (1) WO2002098089A2 (fr)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7333580B2 (en) * 2002-01-28 2008-02-19 Broadcom Corporation Pipelined parallel processing of feedback loops in a digital circuit
US7239652B2 (en) * 2002-01-28 2007-07-03 Broadcom Corporation Pipelining of multiplexer loops in a digital circuit
US7590175B2 (en) * 2003-05-20 2009-09-15 Rambus Inc. DFE margin test methods and circuits that decouple sample and feedback timing
US7627029B2 (en) 2003-05-20 2009-12-01 Rambus Inc. Margin test methods and circuits
US7408981B2 (en) * 2003-05-20 2008-08-05 Rambus Inc. Methods and circuits for performing margining tests in the presence of a decision feedback equalizer
TWI226045B (en) * 2003-08-08 2005-01-01 Ind Tech Res Inst Signal reconstructing apparatus of optical recording medium
KR100585153B1 (ko) * 2004-08-04 2006-05-30 삼성전자주식회사 다중 경로 지연 추정을 통하여 등화기 성능을 개선한 유무선 통신을 위한 수신기 및 방법
US7483479B2 (en) * 2004-09-16 2009-01-27 Keyeye Communications Scaled signal processing elements for reduced filter tap noise
US7567616B2 (en) * 2005-02-17 2009-07-28 Realtek Semiconductor Corp. Feedback equalizer for a communications receiver
US7801209B2 (en) * 2006-07-14 2010-09-21 Samsung Electronics Co., Ltd. Variable tap length equalizers and related digital receivers, methods and computer program products
CN101471906B (zh) * 2007-12-28 2011-09-28 瑞昱半导体股份有限公司 新连续时间可适性等化器架构
JP2009272874A (ja) * 2008-05-07 2009-11-19 Sony Corp 通信装置、通信方法、プログラム、および通信システム
US9225561B2 (en) 2013-05-30 2015-12-29 Avago Technologies General Ip (Singapore) Pte. Ltd. Pipelined charge redistribution decision feedback equalizer (DFE) for a receiver
US9467312B2 (en) 2014-03-10 2016-10-11 Nxp B.V. Speed improvement for a decision feedback equalizer
US9191186B1 (en) * 2014-07-25 2015-11-17 Keysight Technologies, Inc. Device and method compensating for edge distortions of serial data signal
US9680668B2 (en) * 2014-12-16 2017-06-13 Intel Corporation Delay resilient decision feedback equalizer
KR102112011B1 (ko) * 2018-10-27 2020-05-18 주식회사 큐비츠 대역폭을 갖는 신호의 왜곡율을 균등하게 처리하는 등화기
CN111726104A (zh) * 2019-03-22 2020-09-29 瑞昱半导体股份有限公司 决策反馈均衡器

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5031194A (en) * 1989-08-11 1991-07-09 Bell Communications Research, Inc. Wideband digital equalizers for subscriber loops
GB2238932B (en) * 1989-11-17 1994-04-13 Nec Corp Decision feedback equalizer including forward part whose signal reference point is shiftable depending on channel response
JPH0831820B2 (ja) * 1989-11-17 1996-03-27 日本電気株式会社 判定帰還形等化器
JP2762836B2 (ja) * 1992-04-09 1998-06-04 日本電気株式会社 干渉波除去装置
KR0162340B1 (ko) * 1995-04-28 1998-12-01 구자홍 디지탈 통신 시스템의 고스트 제거 등화기
US6177951B1 (en) * 1996-12-18 2001-01-23 Philips Electronics North America Corporation Digital receiver which utilizes a rejection filter for cancellation of known co-channel interference and an equalizer for equalizing multipath channels without attempting to equalize the co-channel interference
KR100442818B1 (ko) * 1998-10-14 2004-09-18 삼성전자주식회사 순차적 갱신 적응형 등화기 및 그 방법

Also Published As

Publication number Publication date
DE60237600D1 (de) 2010-10-21
JP4542775B2 (ja) 2010-09-15
WO2002098089A2 (fr) 2002-12-05
JP2004520782A (ja) 2004-07-08
KR20030020947A (ko) 2003-03-10
KR100859946B1 (ko) 2008-09-23
US20020181575A1 (en) 2002-12-05
WO2002098089A3 (fr) 2003-02-27
CN1463524A (zh) 2003-12-24
EP1396127A2 (fr) 2004-03-10
CN1237764C (zh) 2006-01-18
EP1396127B1 (fr) 2010-09-08

Similar Documents

Publication Publication Date Title
ATE480938T1 (de) Entscheidungsrückgekoppelter entzerrer
NO20050005L (no) Mottaker med valg mellom en beslutningstilbakekoplet og en lineaer utjevner
EP1355462A3 (fr) Traitement pipeline en parallèle de boucles de rétroaction dans un égaliseur à décisions récursives
JP5512615B2 (ja) 高速データ受信回路網および方法
CA2447934A1 (fr) Recepteur a une porteuse dote d'un egaliseur de canaux en interaction avec un decodeur en treillis et methode correspondante d'egalisation de canaux
KR930003753A (ko) 복합 적응형 등화기의 계수 갱신 방법 및 그 장치
WO2004061664A3 (fr) Systeme de replication d'objets delta et procede pour un systeme groupe
JP2001352277A5 (fr)
EP1193931A3 (fr) Egalisation adaptatif dans un récepteur de données sérielles
AU2001268304A1 (en) Method and apparatus for adjusting the phase of input/output circuitry
JP2007028625A5 (fr)
EP1139622A3 (fr) Egaliseur récursif, en particulier pour utilisation avec la transmission optique
Parhi Design of multigigabit multiplexer-loop-based decision feedback equalizers
GB2464609A (en) Unclocked equalizer with tuneable delay cells
DK0976208T3 (da) Eliminering af akustisk tilbagekobling under anvendelse af en adapter dykfilteralgoritme
WO2005029262A3 (fr) Procede de generation de systemes de contrainte optimises dans des dispositifs numeriques reglables
WO2003019888A3 (fr) Egaliseur adaptatif presentant une plage de debit etendue
MX2007005344A (es) Ecualizadores dirigidos a senal piloto y dirigidos a piloto/datos.
WO2003001766A3 (fr) Emission efficace de donnees reposant sur des regles
TW200506577A (en) Method and system for dynamically adjusting operating frequency
Parhi Pipelining of parallel multiplexer loops and decision feedback equalizers
Kim et al. An 11.5 Gb/s 1/4th baud-rate CTLE and two-tap DFE with boosted high frequency gain in 110-nm CMOS
CN208768045U (zh) 比较电路
CN100477761C (zh) 一种接收机音频跳变缓冲的方法
TW200618554A (en) Weighted adaptive equalizer and related method thereof

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties