ATE472156T1 - Pseudo-doppelportspeicher mit einem taktsignal für jeden port - Google Patents

Pseudo-doppelportspeicher mit einem taktsignal für jeden port

Info

Publication number
ATE472156T1
ATE472156T1 AT06850168T AT06850168T ATE472156T1 AT E472156 T1 ATE472156 T1 AT E472156T1 AT 06850168 T AT06850168 T AT 06850168T AT 06850168 T AT06850168 T AT 06850168T AT E472156 T1 ATE472156 T1 AT E472156T1
Authority
AT
Austria
Prior art keywords
port
clock signal
memory
rising edge
memory access
Prior art date
Application number
AT06850168T
Other languages
English (en)
Inventor
Chang Ho Jung
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Application granted granted Critical
Publication of ATE472156T1 publication Critical patent/ATE472156T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1093—Input synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/108—Wide data ports
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2281—Timing of a read operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/229—Timing of a write operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Multimedia (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
  • Devices For Supply Of Signal Current (AREA)
  • Time-Division Multiplex Systems (AREA)
AT06850168T 2005-11-17 2006-11-17 Pseudo-doppelportspeicher mit einem taktsignal für jeden port ATE472156T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/282,345 US7319632B2 (en) 2005-11-17 2005-11-17 Pseudo-dual port memory having a clock for each port
PCT/US2006/061044 WO2007111709A2 (en) 2005-11-17 2006-11-17 Pseudo-dual port memory having a clock for each port

Publications (1)

Publication Number Publication Date
ATE472156T1 true ATE472156T1 (de) 2010-07-15

Family

ID=38040647

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06850168T ATE472156T1 (de) 2005-11-17 2006-11-17 Pseudo-doppelportspeicher mit einem taktsignal für jeden port

Country Status (10)

Country Link
US (1) US7319632B2 (de)
EP (1) EP1955332B1 (de)
KR (1) KR100910700B1 (de)
CN (1) CN101356585B (de)
AT (1) ATE472156T1 (de)
CA (1) CA2633889A1 (de)
DE (1) DE602006015091D1 (de)
RU (1) RU2405221C2 (de)
TW (1) TWI317524B (de)
WO (1) WO2007111709A2 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7881147B2 (en) * 2007-05-31 2011-02-01 Qualcomm Incorporated Clock and control signal generation for high performance memory devices
US7551512B2 (en) 2007-07-30 2009-06-23 Agere Systems Inc. Dual-port memory
US7760562B2 (en) * 2008-03-13 2010-07-20 Qualcomm Incorporated Address multiplexing in pseudo-dual port memory
US8143934B1 (en) * 2008-07-01 2012-03-27 Cypress Semiconductor Corporation Analog switching system for low cross-talk
US8395950B2 (en) * 2010-10-15 2013-03-12 Taiwan Semiconductor Manufacturing Co., Ltd. Memory device having a clock skew generator
CN103178812B (zh) * 2011-12-26 2015-10-14 上海华虹宏力半导体制造有限公司 一种时钟同步读操作控制信号发生器
US8811109B2 (en) 2012-02-27 2014-08-19 Qualcomm Incorporated Memory pre-decoder circuits employing pulse latch(es) for reducing memory access times, and related systems and methods
CN103594110B (zh) * 2012-08-15 2017-09-15 上海华虹集成电路有限责任公司 替代双端口静态存储器的存储器结构
US20140355365A1 (en) * 2013-06-04 2014-12-04 Qualcomm Incorporated Pulse generator
US9323285B2 (en) 2013-08-13 2016-04-26 Altera Corporation Metastability prediction and avoidance in memory arbitration circuitry
US9721633B2 (en) 2013-08-30 2017-08-01 Kabushiki Kaisha Toshiba Semiconductor memory device with address latch circuit
WO2016143568A1 (en) * 2015-03-10 2016-09-15 Kabushiki Kaisha Toshiba Memory device and controlling method thereof
US9520165B1 (en) * 2015-06-19 2016-12-13 Qualcomm Incorporated High-speed pseudo-dual-port memory with separate precharge controls
US10061542B2 (en) * 2015-09-15 2018-08-28 Qualcomm Incorporated Pseudo dual port memory
JP6682367B2 (ja) * 2016-06-08 2020-04-15 ルネサスエレクトロニクス株式会社 マルチポートメモリ、メモリマクロおよび半導体装置
US11676657B2 (en) * 2020-04-16 2023-06-13 Mediatek Inc. Time-interleaving sensing scheme for pseudo dual-port memory
CN116230047A (zh) * 2021-12-02 2023-06-06 华邦电子股份有限公司 虚拟静态随机存取存储器
US12422992B2 (en) 2024-02-08 2025-09-23 Arm Limited Increased throughput for writes to memory
US20250259671A1 (en) * 2024-02-08 2025-08-14 Arm Limited Increased throughput for reads in static random access memory

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU1718270A1 (ru) * 1990-03-29 1992-03-07 Институт Точной Механики И Вычислительной Техники Им.С.А.Лебедева Многопортовое запоминающее устройство
US5612923A (en) * 1996-05-09 1997-03-18 Northern Telecom Limited Multi-port random access memory
US5907508A (en) * 1997-10-28 1999-05-25 International Business Machines Corporation Method and apparatus for single clocked, non-overlapping access in a multi-port memory cell
US5956286A (en) * 1997-10-28 1999-09-21 International Business Machines Corporation Data processing system and method for implementing a multi-port memory cell
US6377507B1 (en) * 2001-04-06 2002-04-23 Integrated Memory Technologies, Inc. Non-volatile memory device having high speed page mode operation
US6882562B2 (en) * 2001-11-01 2005-04-19 Agilent Technologies, Inc. Method and apparatus for providing pseudo 2-port RAM functionality using a 1-port memory cell
JP2004259318A (ja) * 2003-02-24 2004-09-16 Renesas Technology Corp 同期型半導体記憶装置
JP2005044334A (ja) 2003-07-09 2005-02-17 Hitachi Ltd 非同期制御回路と半導体集積回路装置

Also Published As

Publication number Publication date
KR20080072917A (ko) 2008-08-07
TWI317524B (en) 2009-11-21
US7319632B2 (en) 2008-01-15
US20070109884A1 (en) 2007-05-17
TW200737224A (en) 2007-10-01
CN101356585A (zh) 2009-01-28
CA2633889A1 (en) 2007-10-04
WO2007111709A3 (en) 2008-03-27
EP1955332B1 (de) 2010-06-23
WO2007111709A2 (en) 2007-10-04
RU2008124172A (ru) 2009-12-27
RU2405221C2 (ru) 2010-11-27
DE602006015091D1 (de) 2010-08-05
EP1955332A2 (de) 2008-08-13
CN101356585B (zh) 2014-09-17
KR100910700B1 (ko) 2009-08-04

Similar Documents

Publication Publication Date Title
ATE472156T1 (de) Pseudo-doppelportspeicher mit einem taktsignal für jeden port
ATE529864T1 (de) Pseudo-doppelportspeicher mit taktzyklusunabhängigem verhältnis zwischen erstem und zweitem speicherzugang
ZA200803935B (en) Using filtering and active probing to evaluate a data transfer path
CN108008805B (zh) 具有多个低功率状态的存储器装置及其功率状态控制方法
WO2001075895A3 (en) Elimination of precharge operation in synchronous flash memory
MY121171A (en) Cycle independent data to echo clock tracking circuit.
WO2008002742A3 (en) Dual-port sram memory using single-port memory cell
WO2010005483A3 (en) Memory cell sensing using negative voltage
WO2009061093A3 (en) Storage array including a local clock buffer with programmable timing
ATE472801T1 (de) Austauschbare verbindungs-arrays für doppelseitige dimm-plazierung
WO2006031697A3 (en) Memory systems with variable delays for write data signals
TW201407610A (zh) 偽靜態隨機存取記憶體之運作方法及相關記憶裝置
WO2013025262A3 (en) Memory devices and methods for high random transaction rate
WO2009060459A3 (en) Shared memory system for a tightly-coupled multiprocessor
WO2008076737A3 (en) Memory interface configurable for asynchronous and synchronous operation and for accessing storage from any clock domain
CN101686041A (zh) 一种门控时钟电路及门控时钟信号产生方法
WO2007140031A3 (en) Sram split write control for a delay element
GB2460365B (en) Memory device with error correction capability and efficient partial word write operation
WO2008121426A3 (en) Testing for sram memory data retention
TW200709224A (en) Memory controller and memory system
WO2007050361A3 (en) Improved pipelined digital signal processor
TW200701225A (en) Semiconductor memory device
TW200703365A (en) Semiconductor memory devices having a dual port mode and methods of operating the same
JP2005528717A5 (de)
CN201570277U (zh) 一种u盘

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties