ATE461484T1 - Mechanismus auf dem chip für einen hochzuverlässigkeitsprozessor - Google Patents

Mechanismus auf dem chip für einen hochzuverlässigkeitsprozessor

Info

Publication number
ATE461484T1
ATE461484T1 AT03781936T AT03781936T ATE461484T1 AT E461484 T1 ATE461484 T1 AT E461484T1 AT 03781936 T AT03781936 T AT 03781936T AT 03781936 T AT03781936 T AT 03781936T AT E461484 T1 ATE461484 T1 AT E461484T1
Authority
AT
Austria
Prior art keywords
frc
mode
cores
error
execution cores
Prior art date
Application number
AT03781936T
Other languages
English (en)
Inventor
Hang Nguyen
Steven Tu
Alexander Honcharik
Sujat Jamil
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE461484T1 publication Critical patent/ATE461484T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1654—Error detection by comparing the output of redundant processing systems where the output of only one of the redundant processing components can drive the attached hardware, e.g. memory or I/O
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/845—Systems in which the redundancy can be transformed in increased performance

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Perforating, Stamping-Out Or Severing By Means Other Than Cutting (AREA)
AT03781936T 2002-12-19 2003-11-13 Mechanismus auf dem chip für einen hochzuverlässigkeitsprozessor ATE461484T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/324,957 US7055060B2 (en) 2002-12-19 2002-12-19 On-die mechanism for high-reliability processor
PCT/US2003/036345 WO2004061666A2 (en) 2002-12-19 2003-11-13 On-die mechanism for high-reliability processor

Publications (1)

Publication Number Publication Date
ATE461484T1 true ATE461484T1 (de) 2010-04-15

Family

ID=32593612

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03781936T ATE461484T1 (de) 2002-12-19 2003-11-13 Mechanismus auf dem chip für einen hochzuverlässigkeitsprozessor

Country Status (9)

Country Link
US (1) US7055060B2 (de)
EP (1) EP1573544B1 (de)
JP (1) JP2006510117A (de)
CN (1) CN100375050C (de)
AT (1) ATE461484T1 (de)
AU (1) AU2003287729A1 (de)
DE (1) DE60331771D1 (de)
TW (1) TWI236620B (de)
WO (1) WO2004061666A2 (de)

Families Citing this family (92)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5260950A (en) * 1991-09-17 1993-11-09 Ncr Corporation Boundary-scan input circuit for a reset pin
US6625756B1 (en) * 1997-12-19 2003-09-23 Intel Corporation Replay mechanism for soft error recovery
US7139947B2 (en) * 2000-12-22 2006-11-21 Intel Corporation Test access port
US7194671B2 (en) 2001-12-31 2007-03-20 Intel Corporation Mechanism handling race conditions in FRC-enabled processors
US7278080B2 (en) * 2003-03-20 2007-10-02 Arm Limited Error detection and recovery within processing stages of an integrated circuit
DE10349580A1 (de) * 2003-10-24 2005-05-25 Robert Bosch Gmbh Verfahren und Vorrichtung zur Operandenverarbeitung in einer Prozessoreinheit
US20050114735A1 (en) * 2003-11-20 2005-05-26 Smith Zachary S. Systems and methods for verifying core determinacy
US20050132239A1 (en) * 2003-12-16 2005-06-16 Athas William C. Almost-symmetric multiprocessor that supports high-performance and energy-efficient execution
US7296181B2 (en) * 2004-04-06 2007-11-13 Hewlett-Packard Development Company, L.P. Lockstep error signaling
US7290169B2 (en) * 2004-04-06 2007-10-30 Hewlett-Packard Development Company, L.P. Core-level processor lockstepping
US7237144B2 (en) * 2004-04-06 2007-06-26 Hewlett-Packard Development Company, L.P. Off-chip lockstep checking
US7685354B1 (en) 2004-06-30 2010-03-23 Sun Microsystems, Inc. Multiple-core processor with flexible mapping of processor cores to cache banks
US7873776B2 (en) * 2004-06-30 2011-01-18 Oracle America, Inc. Multiple-core processor with support for multiple virtual processors
KR101017444B1 (ko) * 2004-10-25 2011-02-25 로베르트 보쉬 게엠베하 적어도 2개의 처리 유닛들을 갖는 컴퓨터 시스템에서 모드전환 및 신호 비교를 위한 방법 및 장치
EP1812857B1 (de) * 2004-10-25 2008-09-03 Robert Bosch Gmbh Vorrichtung und verfahren zur modusumschaltung bei einem rechnersystem mit wenigstens zwei ausführungseinheiten
DE102004051937A1 (de) * 2004-10-25 2006-05-04 Robert Bosch Gmbh Verfahren und Vorrichtung zur Synchronisierung in einem Mehrprozessorsystem
EP1807761A1 (de) * 2004-10-25 2007-07-18 Robert Bosch Gmbh Verfahren und vorrichtung zur datenverteilung aus wenigstens einer datenquelle in einem mehrprozessorsystem
JP5053854B2 (ja) * 2004-10-25 2012-10-24 ローベルト ボッシュ ゲゼルシャフト ミット ベシュレンクテル ハフツング 少なくとも２つの実施ユニットを有する計算機システムにおける切替え方法および装置
DE102005037213A1 (de) * 2004-10-25 2007-02-15 Robert Bosch Gmbh Verfahren und Vorrichtung zur Umschaltung zwischen Betriebsmodi eines Multiprozessorsystems durch wenigstens ein externes Signal
US20060112226A1 (en) 2004-11-19 2006-05-25 Hady Frank T Heterogeneous processors sharing a common cache
JP2006178636A (ja) * 2004-12-21 2006-07-06 Nec Corp フォールトトレラントコンピュータ、およびその制御方法
JP3897046B2 (ja) * 2005-01-28 2007-03-22 横河電機株式会社 情報処理装置および情報処理方法
US7467325B2 (en) 2005-02-10 2008-12-16 International Business Machines Corporation Processor instruction retry recovery
US20060184771A1 (en) * 2005-02-11 2006-08-17 International Business Machines Mini-refresh processor recovery as bug workaround method using existing recovery hardware
US8732368B1 (en) * 2005-02-17 2014-05-20 Hewlett-Packard Development Company, L.P. Control system for resource selection between or among conjoined-cores
JP4555713B2 (ja) * 2005-03-17 2010-10-06 富士通株式会社 エラー通知方法及び情報処理装置
US7747932B2 (en) * 2005-06-30 2010-06-29 Intel Corporation Reducing the uncorrectable error rate in a lockstepped dual-modular redundancy system
DE102005037234A1 (de) * 2005-08-08 2007-02-15 Robert Bosch Gmbh Vorrichtung und Verfahren zur Speicherung von Daten und/oder Befehlen in einem Rechnersystem mit wenigstens zwei Ausführungseinheiten und wenigstens einem ersten Speicher oder Speicherbereich für Daten und/oder Befehle
DE102005037246A1 (de) * 2005-08-08 2007-02-15 Robert Bosch Gmbh Verfahren und Vorrichtung zur Steuerung eines Rechnersystems mit wenigstens zwei Ausführungseinheiten und einer Vergleichseinheit
DE102005037247A1 (de) * 2005-08-08 2007-02-15 Robert Bosch Gmbh Verfahren und Vorrichtung zur Steuerung eines Speicherzugriffs bei einem Rechnersystem mit wenigstens zwei Ausführungseinheiten
DE102005037233A1 (de) * 2005-08-08 2007-02-15 Robert Bosch Gmbh Verfahren und Vorrichtung zur Datenverarbeitung
US7502957B2 (en) * 2005-09-09 2009-03-10 International Business Machines Corporation Method and system to execute recovery in non-homogeneous multi processor environments
US7412353B2 (en) * 2005-09-28 2008-08-12 Intel Corporation Reliable computing with a many-core processor
JP4653841B2 (ja) * 2006-02-28 2011-03-16 インテル・コーポレーション 多数コアプロセッサの信頼性強化
US7774590B2 (en) * 2006-03-23 2010-08-10 Intel Corporation Resiliently retaining state information of a many-core processor
US7802073B1 (en) 2006-03-29 2010-09-21 Oracle America, Inc. Virtual core management
JP2007328461A (ja) * 2006-06-06 2007-12-20 Matsushita Electric Ind Co Ltd 非対称マルチプロセッサ
US20100325481A1 (en) * 2006-10-20 2010-12-23 Freescale Semiconductor, Inc. Device having redundant core and a method for providing core redundancy
CN101236515B (zh) * 2007-01-31 2010-05-19 迈普通信技术股份有限公司 多核系统单核异常的恢复方法
DE102007009909B4 (de) * 2007-02-28 2016-09-08 Globalfoundries Inc. Verfahren zum Validieren einer atomaren Transaktion in einer Multikernmikroprozessorumgebung
ATE537502T1 (de) * 2007-03-29 2011-12-15 Fujitsu Ltd Informationsverarbeitungsvorrichtung und fehlerverarbeitungsverfahren
US9207661B2 (en) 2007-07-20 2015-12-08 GM Global Technology Operations LLC Dual core architecture of a control module of an engine
US8281308B1 (en) 2007-07-23 2012-10-02 Oracle America, Inc. Virtual core remapping based on temperature
CN101136729B (zh) * 2007-09-20 2011-08-03 华为技术有限公司 一种实现高可用性的方法、系统和装置
KR101038464B1 (ko) * 2007-09-25 2011-06-01 후지쯔 가부시끼가이샤 정보 처리 장치 및 제어 방법
KR100958303B1 (ko) * 2007-12-12 2010-05-19 한국전자통신연구원 멀티코어 시스템 환경에서 내부 코어 간 통신채널을 이용한 모듈 디바이스의 동적 적재 및 실행을 통한 부하 균등화 시스템 및 방법
US7996663B2 (en) * 2007-12-27 2011-08-09 Intel Corporation Saving and restoring architectural state for processor cores
GB2458260A (en) 2008-02-26 2009-09-16 Advanced Risc Mach Ltd Selectively disabling error repair circuitry in an integrated circuit
US8015390B1 (en) * 2008-03-19 2011-09-06 Rockwell Collins, Inc. Dissimilar processor synchronization in fly-by-wire high integrity computing platforms and displays
US7941699B2 (en) * 2008-03-24 2011-05-10 Intel Corporation Determining a set of processor cores to boot
JP4876093B2 (ja) * 2008-03-31 2012-02-15 株式会社日立製作所 制御装置のタスク管理装置、及び、制御装置のタスク管理方法
US8037350B1 (en) * 2008-04-30 2011-10-11 Hewlett-Packard Development Company, L.P. Altering a degree of redundancy used during execution of an application
JP5344936B2 (ja) * 2009-01-07 2013-11-20 株式会社日立製作所 制御装置
JP2010282296A (ja) * 2009-06-02 2010-12-16 Sanyo Electric Co Ltd データチェック回路
JP4911372B2 (ja) * 2009-10-06 2012-04-04 日本電気株式会社 Ｃｐｕ再リセットを伴うｃｐｕ再初期化時におけるタイムアウト防止方法、その装置及びそのプログラム
US20110191602A1 (en) * 2010-01-29 2011-08-04 Bearden David R Processor with selectable longevity
EP2367129A1 (de) 2010-03-19 2011-09-21 Nagravision S.A. Verfahren zur Überprüfung der Datenkonsistenz in einem System auf einem Chip
EP2551768A4 (de) * 2010-03-24 2013-10-09 Fujitsu Ltd Multikernsystem und startverfahren
CN101807076B (zh) * 2010-05-26 2011-11-09 哈尔滨工业大学 基于profibus现场总线的具有协同热备份功能的双模冗余容错高可靠控制系统
US8412980B2 (en) * 2010-06-04 2013-04-02 International Business Machines Corporation Fault tolerant stability critical execution checking using redundant execution pipelines
US8522076B2 (en) * 2010-06-23 2013-08-27 International Business Machines Corporation Error detection and recovery in a shared pipeline
US9063730B2 (en) 2010-12-20 2015-06-23 Intel Corporation Performing variation-aware profiling and dynamic core allocation for a many-core processor
EP2525292A1 (de) * 2011-05-20 2012-11-21 ABB Technology AG System und Verfahren zur Verwendung von Redundanz eines Steuerungsvorgangs
US9098561B2 (en) 2011-08-30 2015-08-04 Intel Corporation Determining an effective stress level on a processor
US9495233B2 (en) * 2011-12-21 2016-11-15 Intel Corporation Error framework for a microprocesor and system
CN102591763B (zh) * 2011-12-31 2015-03-04 龙芯中科技术有限公司 一种基于确定性重放的处理器整体故障检测系统与方法
US9146835B2 (en) * 2012-01-05 2015-09-29 International Business Machines Corporation Methods and systems with delayed execution of multiple processors
US9058419B2 (en) 2012-03-14 2015-06-16 GM Global Technology Operations LLC System and method for verifying the integrity of a safety-critical vehicle control system
US11901088B2 (en) 2012-05-04 2024-02-13 Smr Inventec, Llc Method of heating primary coolant outside of primary coolant loop during a reactor startup operation
US12512230B2 (en) 2012-05-04 2025-12-30 Smr Inventec, Llc Passively-cooled spent nuclear fuel pool system
US11935663B2 (en) 2012-05-21 2024-03-19 Smr Inventec, Llc Control rod drive system for nuclear reactor
US10096389B2 (en) 2012-05-21 2018-10-09 Smr Inventec, Llc Loss-of-coolant accident reactor cooling system
EP2864845B1 (de) * 2012-07-17 2016-09-07 Siemens Aktiengesellschaft Automatisierte rekonfiguration eines ereignisdiskreten regelkreises
US9317389B2 (en) 2013-06-28 2016-04-19 Intel Corporation Apparatus and method for controlling the reliability stress rate on a processor
US10203958B2 (en) * 2013-07-15 2019-02-12 Texas Instruments Incorporated Streaming engine with stream metadata saving for context switching
IN2013CH04831A (de) * 2013-10-28 2015-08-07 Empire Technology Dev Llc
US9904339B2 (en) 2014-09-10 2018-02-27 Intel Corporation Providing lifetime statistical information for a processor
US9785446B2 (en) * 2014-12-10 2017-10-10 Dell Products L.P. Efficient boot from a connected device
US9704598B2 (en) 2014-12-27 2017-07-11 Intel Corporation Use of in-field programmable fuses in the PCH dye
US9842036B2 (en) * 2015-02-04 2017-12-12 Apple Inc. Methods and apparatus for controlled recovery of error information between independently operable processors
US10002056B2 (en) 2015-09-15 2018-06-19 Texas Instruments Incorporated Integrated circuit chip with cores asymmetrically oriented with respect to each other
US10740167B2 (en) * 2016-12-07 2020-08-11 Electronics And Telecommunications Research Institute Multi-core processor and cache management method thereof
US10429919B2 (en) 2017-06-28 2019-10-01 Intel Corporation System, apparatus and method for loose lock-step redundancy power management
US10466702B1 (en) * 2018-02-14 2019-11-05 Rockwell Collins, Inc. Dual independent autonomous agent architecture for aircraft
US10831578B2 (en) * 2018-09-28 2020-11-10 Nxp Usa, Inc. Fault detection circuit with progress register and status register
EP3719649A1 (de) * 2019-04-05 2020-10-07 Robert Bosch GmbH Taktbruchteilermodul, bild- und/oder videoverarbeitungsmodul und vorrichtung
US11841776B2 (en) * 2019-06-12 2023-12-12 Intel Corporation Single chip multi-die architecture having safety-compliant cross-monitoring capability
CN110806899B (zh) * 2019-11-01 2021-08-24 西安微电子技术研究所 一种基于指令扩展的流水线紧耦合加速器接口结构
CN111104243B (zh) * 2019-12-26 2021-05-28 江南大学 一种低延迟的双模lockstep容软错误处理器系统
US11892505B1 (en) * 2022-09-15 2024-02-06 Stmicroelectronics International N.V. Debug and trace circuit in lockstep architectures, associated method, processing system, and apparatus
US12332737B2 (en) * 2023-03-08 2025-06-17 Nxp B.V. Method and apparatus for fault indication propagation and fault masking in a hierarchical arrangement of systems
CN117539591B (zh) * 2023-11-17 2024-09-27 天翼云科技有限公司 一种云计算场景下的基于MCE panic虚机高可用方法和装置

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3701972A (en) 1969-12-16 1972-10-31 Computer Retrieval Systems Inc Data processing system
FR2182259A5 (de) 1972-04-24 1973-12-07 Cii
US4325120A (en) 1978-12-21 1982-04-13 Intel Corporation Data processing system
JPH01307815A (ja) 1988-06-07 1989-12-12 Mitsubishi Electric Corp 情報処理装置のリセット方式
DE3886529T2 (de) 1988-08-27 1994-06-30 Ibm Einrichtung in einem Datenverarbeitungssystem zur System-Initialisierung und -Rückstellung.
US5260950A (en) 1991-09-17 1993-11-09 Ncr Corporation Boundary-scan input circuit for a reset pin
US5758058A (en) 1993-03-31 1998-05-26 Intel Corporation Apparatus and method for initializing a master/checker fault detecting microprocessor
US6061599A (en) 1994-03-01 2000-05-09 Intel Corporation Auto-configuration support for multiple processor-ready pair or FRC-master/checker pair
FR2721122B1 (fr) * 1994-06-14 1996-07-12 Commissariat Energie Atomique Unité de calcul à pluralité de calculateurs redondants.
US5802132A (en) 1995-12-29 1998-09-01 Intel Corporation Apparatus for generating bus clock signals with a 1/N characteristic in a 2/N mode clocking scheme
US5915082A (en) 1996-06-07 1999-06-22 Lockheed Martin Corporation Error detection and fault isolation for lockstep processor systems
US5862373A (en) 1996-09-06 1999-01-19 Intel Corporation Pad cells for a 2/N mode clocking scheme
US5935266A (en) 1996-11-15 1999-08-10 Lucent Technologies Inc. Method for powering-up a microprocessor under debugger control
EP0884598A1 (de) 1997-06-13 1998-12-16 BULL HN INFORMATION SYSTEMS ITALIA S.p.A. Integrierte Schaltung mit serieller Testschnittstelle und Logik zum Laden eines Funktionsregisters unter Verwendung dieser Schnittstelle
US6625756B1 (en) 1997-12-19 2003-09-23 Intel Corporation Replay mechanism for soft error recovery
US6708304B1 (en) 1998-04-03 2004-03-16 Renesas Technology Corporation Semiconductor device
US6173351B1 (en) 1998-06-15 2001-01-09 Sun Microsystems, Inc. Multi-processor system bridge
US6357024B1 (en) * 1998-08-12 2002-03-12 Advanced Micro Devices, Inc. Electronic system and method for implementing functional redundancy checking by comparing signatures having relatively small numbers of signals
US6393582B1 (en) * 1998-12-10 2002-05-21 Compaq Computer Corporation Error self-checking and recovery using lock-step processor pair architecture
US6625749B1 (en) 1999-12-21 2003-09-23 Intel Corporation Firmware mechanism for correcting soft errors
US6640313B1 (en) 1999-12-21 2003-10-28 Intel Corporation Microprocessor with high-reliability operating mode
US6615366B1 (en) * 1999-12-21 2003-09-02 Intel Corporation Microprocessor with dual execution core operable in high reliability mode

Also Published As

Publication number Publication date
US7055060B2 (en) 2006-05-30
JP2006510117A (ja) 2006-03-23
CN1729456A (zh) 2006-02-01
EP1573544A2 (de) 2005-09-14
WO2004061666A2 (en) 2004-07-22
US20040123201A1 (en) 2004-06-24
AU2003287729A1 (en) 2004-07-29
CN100375050C (zh) 2008-03-12
AU2003287729A8 (en) 2004-07-29
TWI236620B (en) 2005-07-21
WO2004061666A3 (en) 2005-06-23
HK1079316A1 (en) 2006-03-31
EP1573544B1 (de) 2010-03-17
TW200416595A (en) 2004-09-01
DE60331771D1 (de) 2010-04-29

Similar Documents

Publication Publication Date Title
ATE461484T1 (de) Mechanismus auf dem chip für einen hochzuverlässigkeitsprozessor
US12248367B2 (en) Software defined redundant allocation safety mechanism in an artificial neural network processor
US8438344B2 (en) Low overhead and timing improved architecture for performing error checking and correction for memories and buses in system-on-chips, and other circuits, systems and processes
US11811421B2 (en) Weights safety mechanism in an artificial neural network processor
US7506217B2 (en) Apparatus and method for software-based control flow checking for soft error detection to improve microprocessor reliability
Kim et al. Frugal ecc: Efficient and versatile memory error protection through fine-grained compression
US11237894B1 (en) Layer control unit instruction addressing safety mechanism in an artificial neural network processor
US20220101042A1 (en) Cluster Interlayer Safety Mechanism In An Artificial Neural Network Processor
Carter et al. Design techniques for cross-layer resilience
DK1625484T3 (da) Selvkorrigerende computer
JP2005050329A (ja) 信頼性マイクロコントローラ、マイクロコントローラにおける欠陥検出方法、マイクロコントローラ用欠陥許容システム設計方法、およびコンピュータプログラム製品
NO174406C (no) System for å sikre dataintegritet
TW200611115A (en) Method and apparatus to preserve trace data
WO2019000206A1 (en) METHODS AND APPARATUS FOR PERFORMING ERROR DETECTION AND / OR CORRECTION IN A MEMORY DEVICE
Matsubara et al. A 12-nm autonomous driving processor with 60.4 tops, 13.8 TOPS/W CNN executed by task-separated ASIL D control
US11823759B2 (en) Testing of fault detection circuit
Bas et al. SafeDE: a flexible diversity enforcement hardware module for light-lockstepping
Andersson et al. Next generation multipurpose microprocessor
CN100458692C (zh) 开机自我测试除错系统及方法
Abella et al. Security, reliability and test aspects of the risc-v ecosystem
Borchert et al. Return-address protection in C/C++ code by dependability aspects
Tambara et al. Radiation Characterization of a LEON5FT-based SoC on the DARE65T Platform
Scherer et al. Trace and debug port based watchdog processor
WO2007086150A1 (ja) メモリ破壊検出方法および装置
Bender et al. Soft-error resilience of the IBM POWER6 processor input/output subsystem

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties