ATE442626T1 - Abbildung von datenmasken in hardware durch steuerungsprogrammierung - Google Patents

Abbildung von datenmasken in hardware durch steuerungsprogrammierung

Info

Publication number
ATE442626T1
ATE442626T1 AT03714157T AT03714157T ATE442626T1 AT E442626 T1 ATE442626 T1 AT E442626T1 AT 03714157 T AT03714157 T AT 03714157T AT 03714157 T AT03714157 T AT 03714157T AT E442626 T1 ATE442626 T1 AT E442626T1
Authority
AT
Austria
Prior art keywords
imagination
hardware
control programming
data masks
data
Prior art date
Application number
AT03714157T
Other languages
English (en)
Inventor
Robert Riesenman
James Dodd
Michael Williams
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE442626T1 publication Critical patent/ATE442626T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Stored Programmes (AREA)
  • Storage Device Security (AREA)
  • Image Processing (AREA)
  • Memory System (AREA)
  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
AT03714157T 2002-03-22 2003-03-13 Abbildung von datenmasken in hardware durch steuerungsprogrammierung ATE442626T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/104,412 US6957307B2 (en) 2002-03-22 2002-03-22 Mapping data masks in hardware by controller programming
PCT/US2003/007913 WO2003083664A2 (en) 2002-03-22 2003-03-13 Mapping data masks in hardware by controller programming

Publications (1)

Publication Number Publication Date
ATE442626T1 true ATE442626T1 (de) 2009-09-15

Family

ID=28040583

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03714157T ATE442626T1 (de) 2002-03-22 2003-03-13 Abbildung von datenmasken in hardware durch steuerungsprogrammierung

Country Status (11)

Country Link
US (1) US6957307B2 (de)
EP (1) EP1488322B1 (de)
JP (1) JP2006507555A (de)
KR (1) KR100647160B1 (de)
CN (1) CN1653435B (de)
AT (1) ATE442626T1 (de)
AU (1) AU2003218166A1 (de)
DE (1) DE60329172D1 (de)
HK (1) HK1068971A1 (de)
TW (1) TWI260496B (de)
WO (1) WO2003083664A2 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6826663B2 (en) 2003-01-13 2004-11-30 Rambus Inc. Coded write masking
JP4717798B2 (ja) * 2003-01-13 2011-07-06 ラムバス・インコーポレーテッド 符号化書き込みマスキング
KR100546387B1 (ko) * 2003-10-13 2006-01-26 삼성전자주식회사 마스크 비트 전송방법 및 장치
US7610417B2 (en) 2005-11-30 2009-10-27 Rambus Inc. Data-width translator coupled between variable-width and fixed-width data ports and supporting multiple data-width configurations
JP5103823B2 (ja) * 2006-08-18 2012-12-19 富士通株式会社 情報処理装置および入出力要求制御方法
US8275972B2 (en) 2006-08-23 2012-09-25 Ati Technologies, Inc. Write data mask method and system
US8006033B2 (en) * 2008-09-09 2011-08-23 Intel Corporation Systems, methods, and apparatuses for in-band data mask bit transmission
CN101488920B (zh) * 2009-02-23 2011-12-28 北京星网锐捷网络技术有限公司 交换机、生成硬件表项匹配域的方法及系统
US8433950B2 (en) * 2009-03-17 2013-04-30 International Business Machines Corporation System to determine fault tolerance in an integrated circuit and associated methods
US9489294B2 (en) * 2013-06-19 2016-11-08 Sandisk Technologies Llc Data encoding for non-volatile memory
US9489299B2 (en) 2013-06-19 2016-11-08 Sandisk Technologies Llc Data encoding for non-volatile memory
US9489300B2 (en) 2013-06-19 2016-11-08 Sandisk Technologies Llc Data encoding for non-volatile memory
JP6187841B2 (ja) * 2013-09-27 2017-08-30 インテル・コーポレーション デバイス、システム、方法、および装置
US9390008B2 (en) 2013-12-11 2016-07-12 Sandisk Technologies Llc Data encoding for non-volatile memory
US9792965B2 (en) 2014-06-17 2017-10-17 Rambus Inc. Memory module and system supporting parallel and serial access modes
KR102456582B1 (ko) * 2017-12-19 2022-10-20 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4473878A (en) * 1981-11-23 1984-09-25 Motorola, Inc. Memory management unit
JPS61159686A (ja) * 1985-01-07 1986-07-19 株式会社日立製作所 画像表示装置
US5907512A (en) * 1989-08-14 1999-05-25 Micron Technology, Inc. Mask write enablement for memory devices which permits selective masked enablement of plural segments
US5491806A (en) * 1990-06-26 1996-02-13 Lsi Logic Corporation Optimized translation lookaside buffer slice having stored mask bits
US5526504A (en) * 1993-12-15 1996-06-11 Silicon Graphics, Inc. Variable page size translation lookaside buffer
US5627991A (en) 1993-12-28 1997-05-06 Intel Corporation Cache memory having a multiplexor assembly for ordering output on a data chunk basis
US6348978B1 (en) 1997-07-24 2002-02-19 Electronics For Imaging, Inc. Method and system for image format conversion
US6223268B1 (en) * 1999-01-08 2001-04-24 Sony Corporation System and method for writing specific bytes in a wide-word memory
FR2798217B1 (fr) * 1999-09-08 2002-03-29 Nortel Matra Cellular Circuit de commande d'une memoire synchrone
TW518701B (en) * 2000-04-19 2003-01-21 Samsung Electronics Co Ltd Interface board and method for testing semiconductor integrated circuit device by using the interface board
US6418068B1 (en) * 2001-01-19 2002-07-09 Hewlett-Packard Co. Self-healing memory
US6523104B2 (en) * 2001-07-13 2003-02-18 Mips Technologies, Inc. Mechanism for programmable modification of memory mapping granularity
US6771553B2 (en) * 2001-10-18 2004-08-03 Micron Technology, Inc. Low power auto-refresh circuit and method for dynamic random access memories

Also Published As

Publication number Publication date
CN1653435A (zh) 2005-08-10
KR20040106302A (ko) 2004-12-17
WO2003083664A3 (en) 2003-12-04
TW200404204A (en) 2004-03-16
US6957307B2 (en) 2005-10-18
CN1653435B (zh) 2010-05-26
EP1488322A2 (de) 2004-12-22
TWI260496B (en) 2006-08-21
AU2003218166A1 (en) 2003-10-13
JP2006507555A (ja) 2006-03-02
US20030182519A1 (en) 2003-09-25
WO2003083664A2 (en) 2003-10-09
EP1488322B1 (de) 2009-09-09
DE60329172D1 (de) 2009-10-22
HK1068971A1 (en) 2005-05-06
KR100647160B1 (ko) 2006-11-23
AU2003218166A8 (en) 2003-10-13

Similar Documents

Publication Publication Date Title
ATE442626T1 (de) Abbildung von datenmasken in hardware durch steuerungsprogrammierung
DE60115716D1 (de) Weichprogrammierung und weichprogrammierverifikation von flash-speicherzellen
TW200701234A (en) Program control circuit of flash memory device having mlc and method thereof
TW200620311A (en) Self-adaptive program delay circuitry for programmable memories
TWI266235B (en) Secure flash memory device and method of operation
DE60234273D1 (de) Speicher mit wahlfreiem zugriff mit programmierbarem leiter und dazugehöriges programmierverfahren
ATE478422T1 (de) Speicherblocklöschung in einer flash-speicher- vorrichtung
DE60135871D1 (de) Plattensteuerung ausgestaltet zur nicht-sequentiellen ausführung von schreiboperationen
WO2003010775A1 (fr) Memoire non volatile
DE60204687D1 (de) Speicherkopierbefehl mit Angabe von Quelle und Ziel, der in der Speichersteuerung ausgeführt wird
AU2003300968A1 (en) Combination non-volatile memory and input-output card with direct memory access
NL1023939A1 (nl) Draagbare dataopslaginrichting met gelaagde geheugenarchitectuur.
MY148730A (en) Volatile storage based power loss recovery mechanism
TW200703360A (en) Page buffer architecture for programming, erasing and reading nanoscale resistive memory devices
EP1517244A4 (de) Informationsspeichereinrichtung, speicherzugriffssteuersystem und verfahren und computerprogramm
TW200631029A (en) Method for operating page buffer of nonvolatile memory device
DE60316498D1 (de) Chipkarte, tragbares Endgerät und Zugriffsteuerungsverfarhren
MY126674A (en) Programming non-volatile memory devices
EP1375050A4 (de) Steuerverfahren für maschinelle bearbeitung, steuervorrichtung für maschinelle bearbeitung, computerprogramm zur ausführung des verfahrens und datenspeichermedium mit dem darin gespeicherten computerprogramm
SG123577A1 (en) Servo information write method, servo control method, data storage device, and program
DE60202312D1 (de) Speicherzelle, nichtflüchtige Speicheranordnung und Steuerungsverfahren dafür, Zulässigkeitsverbesserung bei niedriger Speisespannung
WO2004063906A3 (en) Coded write masking
DE50108348D1 (de) Medizinisches Geräteimplantat
TW200625318A (en) Self-latched control circuit for memory program operation
TWI263224B (en) Write-once memory device including non-volatile memory for temporary storage

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties