ATE425585T1 - Verfahren zum multizyklus-takt-gating - Google Patents

Verfahren zum multizyklus-takt-gating

Info

Publication number
ATE425585T1
ATE425585T1 AT06819558T AT06819558T ATE425585T1 AT E425585 T1 ATE425585 T1 AT E425585T1 AT 06819558 T AT06819558 T AT 06819558T AT 06819558 T AT06819558 T AT 06819558T AT E425585 T1 ATE425585 T1 AT E425585T1
Authority
AT
Austria
Prior art keywords
gating
circuit design
cycle
cycle clock
function
Prior art date
Application number
AT06819558T
Other languages
English (en)
Inventor
Cynthia Eisner
Monica Farkash
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE425585T1 publication Critical patent/ATE425585T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Evolutionary Computation (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
AT06819558T 2005-12-19 2006-11-16 Verfahren zum multizyklus-takt-gating ATE425585T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/311,756 US7594200B2 (en) 2005-12-19 2005-12-19 Method for finding multi-cycle clock gating

Publications (1)

Publication Number Publication Date
ATE425585T1 true ATE425585T1 (de) 2009-03-15

Family

ID=37880745

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06819558T ATE425585T1 (de) 2005-12-19 2006-11-16 Verfahren zum multizyklus-takt-gating

Country Status (9)

Country Link
US (1) US7594200B2 (de)
EP (1) EP1964266B1 (de)
JP (1) JP4988758B2 (de)
KR (1) KR100992025B1 (de)
CN (1) CN101341656B (de)
AT (1) ATE425585T1 (de)
DE (1) DE602006005714D1 (de)
TW (1) TW200745891A (de)
WO (1) WO2007071506A1 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008028930A (ja) * 2006-07-25 2008-02-07 Toshiba Corp 半導体集積回路及びその設計方法
US7930673B2 (en) 2007-05-29 2011-04-19 Magma Design Automation, Inc. Method for automatic clock gating to save power
US7458050B1 (en) 2008-03-21 2008-11-25 International Business Machines Corporation Methods to cluster boolean functions for clock gating
US7884649B1 (en) * 2009-02-27 2011-02-08 Magma Design Automation, Inc. Selection of optimal clock gating elements
US8132144B2 (en) * 2009-06-17 2012-03-06 Oracle America, Inc. Automatic clock-gating insertion and propagation technique
US8166444B2 (en) * 2009-06-23 2012-04-24 International Business Machines Corporations Clock gating using abstraction refinement
JP5368941B2 (ja) * 2009-11-06 2013-12-18 シャープ株式会社 論理回路設計支援方法及び装置
JP5494468B2 (ja) * 2010-12-27 2014-05-14 富士通株式会社 状態検出装置、状態検出方法および状態検出のためのプログラム
KR20140020404A (ko) * 2012-08-08 2014-02-19 삼성전자주식회사 집적 회로의 소비 전력 모델링 방법 및 장치
US8890573B2 (en) * 2012-09-07 2014-11-18 Nvidia Corporation Clock gating latch, method of operation thereof and integrated circuit employing the same
US8656326B1 (en) * 2013-02-13 2014-02-18 Atrenta, Inc. Sequential clock gating using net activity and XOR technique on semiconductor designs including already gated pipeline design
US10318695B2 (en) 2013-12-05 2019-06-11 International Business Machines Corporation Phase algebra for virtual clock and mode extraction in hierarchical designs
US9268889B2 (en) 2013-12-05 2016-02-23 International Business Machines Corporation Verification of asynchronous clock domain crossings
US9916407B2 (en) 2013-12-05 2018-03-13 International Business Machines Corporation Phase algebra for analysis of hierarchical designs
US10503856B2 (en) 2013-12-05 2019-12-10 International Business Machines Corporation Phase algebra for specifying clocks and modes in hierarchical designs
US10761559B2 (en) * 2016-12-13 2020-09-01 Qualcomm Incorporated Clock gating enable generation
CN116959519B (zh) * 2023-09-20 2023-12-15 深圳比特微电子科技有限公司 存储设备、包含该存储设备的片上系统和计算装置

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03131976A (ja) * 1989-10-18 1991-06-05 Hitachi Ltd 論理回路の製造方法
US5980092A (en) * 1996-11-19 1999-11-09 Unisys Corporation Method and apparatus for optimizing a gated clock structure using a standard optimization tool
US6247134B1 (en) * 1999-03-31 2001-06-12 Synopsys, Inc. Method and system for pipe stage gating within an operating pipelined circuit for power savings
US6434704B1 (en) * 1999-08-16 2002-08-13 International Business Machines Corporation Methods for improving the efficiency of clock gating within low power clock trees
US6785832B2 (en) * 2001-06-22 2004-08-31 International Business Machines Corporation Process independent source synchronous data capture apparatus and method
GB0210625D0 (en) 2002-05-09 2002-06-19 Paradigm Design Systems Control of guard flops
JP2003330568A (ja) * 2002-05-09 2003-11-21 Toshiba Corp 半導体集積回路および回路設計システム
JP4083544B2 (ja) * 2002-11-18 2008-04-30 富士通株式会社 マルチサイクルパス解析方法
JP4288066B2 (ja) * 2002-12-27 2009-07-01 エヌエックスピー ビー ヴィ 回路装置
GB0301244D0 (en) 2003-01-20 2003-02-19 Paradigm Design Systems Ltd Improved clock gating for synchronous circuits
GB0301241D0 (en) * 2003-01-20 2003-02-19 Paradigm Design Systems Ltd Clocked gating on measured performance
US7080334B2 (en) * 2003-05-09 2006-07-18 Incentia Design Systems Corp. Automatic clock gating insertion in an IC design
US7032192B2 (en) * 2003-05-22 2006-04-18 Fujitsu Limited Performing latch mapping of sequential circuits
US6844767B2 (en) * 2003-06-18 2005-01-18 Via-Cyrix, Inc. Hierarchical clock gating circuit and method
US6983437B2 (en) * 2003-11-05 2006-01-03 Sun Microsystems, Inc. Timing verification, automated multicycle generation and verification
JP2007164590A (ja) * 2005-12-15 2007-06-28 Fujitsu Ltd 回路設計装置、回路設計プログラム、及び回路設計方法

Also Published As

Publication number Publication date
US7594200B2 (en) 2009-09-22
KR100992025B1 (ko) 2010-11-05
TW200745891A (en) 2007-12-16
KR20080077231A (ko) 2008-08-21
US20070157130A1 (en) 2007-07-05
WO2007071506A1 (en) 2007-06-28
CN101341656A (zh) 2009-01-07
JP4988758B2 (ja) 2012-08-01
EP1964266A1 (de) 2008-09-03
JP2009520287A (ja) 2009-05-21
EP1964266B1 (de) 2009-03-11
CN101341656B (zh) 2010-09-22
DE602006005714D1 (de) 2009-04-23

Similar Documents

Publication Publication Date Title
ATE425585T1 (de) Verfahren zum multizyklus-takt-gating
WO2005038560A3 (en) Method for providing physics simulation data
DE602005011521D1 (de) Pipeline zum Deformieren von Spielzeugcharakteren für computererzeugte Animation
WO2006017247A3 (en) Method and apparatus for designing electronic circuits using optimization
DE602006012509D1 (de) Verfahren, elektronische vorrichtungen und computerprogrammprodukte zur koordination von bluetooth- und wlan-kommunikation
EA200970017A1 (ru) Способ и система для проектирования и оптимизации операций бурения и заканчивания в углеводородных пластах - коллекторах
WO2005081910A3 (en) Generalization of the photo process window and its application to opc test pattern design
EA200800435A1 (ru) Моделирование скважины, связанное с добычей углеводородов из подземных формаций
DE502004006864D1 (de) Verfahren zur computergestützten simulation einer maschinenanordnung, simulationseinrichtung, computerlesbares speichermedium und computerprogramm-element
DE602006018289D1 (de) Silmulationsumgebung
WO2008094433A3 (en) Method and apparatus to store data patterns
ATE545893T1 (de) Elektronische vorrichtung und verfahren zur bereitstellung der aktivierung eines verbesserten schlafoperationsmodus
WO2004044796A3 (en) Generation of software from a hardware description
ATE549670T1 (de) Elektronische vorrichtung und verfahren zur bereitstellung eines verbesserten schlafoperationsmodus
DE602005021303D1 (de) Elektronische Schaltungsanordnung und Verfahren zu deren Herstellung.
ATE432489T1 (de) Verfahren zum betreiben eines feldgerätes der automatisierungstechnik mit sonderfunktionalitäten
WO2007083134A3 (en) Modelling and simulation method
DE60336701D1 (de) Verfahren zum Ersetzen von Turbinenmantelträgerteilen
DE50304102D1 (de) Vorrichtung zum bestücken von substraten mit elektronischen bauelementen
ATE482537T1 (de) Verfahren und vorrichtung mit niedriger komplexität zur leistungsprüfung der frequenzsprungsysteme
TWI255976B (en) Linear current ramp
ATE361474T1 (de) Testen von elektronischen schaltungen
DE60326805D1 (de) Entwicklungsapparat mit mehreren Entwicklerträgerelementen
EP1348972A3 (de) Erzeugung sequentieller Test-Muster mit einer prüfgerecht konzipierten Taktsignal-Kontrolle
DE602007002523D1 (de) Elektronischer Schaltkreis, der einen mittels Eingabe von Lockdaten in die Testkette gesicherten Testmodus umfasst, und zugehöriges Verfahren

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties