ATE420495T1 - Vierstufiger logischer decoder - Google Patents

Vierstufiger logischer decoder

Info

Publication number
ATE420495T1
ATE420495T1 AT06780171T AT06780171T ATE420495T1 AT E420495 T1 ATE420495 T1 AT E420495T1 AT 06780171 T AT06780171 T AT 06780171T AT 06780171 T AT06780171 T AT 06780171T AT E420495 T1 ATE420495 T1 AT E420495T1
Authority
AT
Austria
Prior art keywords
data signal
level
bit
signals
input data
Prior art date
Application number
AT06780171T
Other languages
English (en)
Inventor
Robert Gruijl
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE420495T1 publication Critical patent/ATE420495T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/02—Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word
    • H03M7/06—Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word the radix thereof being a positive integer different from two

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Logic Circuits (AREA)
  • Dc Digital Transmission (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Error Detection And Correction (AREA)
AT06780171T 2005-07-22 2006-07-21 Vierstufiger logischer decoder ATE420495T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US70205205P 2005-07-22 2005-07-22
US73545305P 2005-11-10 2005-11-10

Publications (1)

Publication Number Publication Date
ATE420495T1 true ATE420495T1 (de) 2009-01-15

Family

ID=37669220

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06780171T ATE420495T1 (de) 2005-07-22 2006-07-21 Vierstufiger logischer decoder

Country Status (7)

Country Link
US (1) US7550997B2 (de)
EP (1) EP1911164B1 (de)
JP (1) JP2009503927A (de)
CN (1) CN101228698B (de)
AT (1) ATE420495T1 (de)
DE (1) DE602006004748D1 (de)
WO (1) WO2007010503A2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE438143T1 (de) * 2004-12-13 2009-08-15 Alcatel Lucent Vorrichtung zur identifikation eines trägers
US7823003B1 (en) * 2007-01-23 2010-10-26 3Par, Inc. Voltage referencing clock for source-synchronous multi-level signal buses
KR100859941B1 (ko) * 2007-04-10 2008-09-23 삼성에스디아이 주식회사 인터페이스 시스템 및 이를 이용한 평판 표시장치
DE102015202219A1 (de) * 2015-02-09 2016-08-11 Robert Bosch Gmbh Teilnehmerstation für ein Bussystem und Verfahren zur zeitoptimierten Datenübertragung in einem Bussystem
CN108964634B (zh) * 2017-05-26 2022-02-18 瑞昱半导体股份有限公司 数据还原电路

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6185259B1 (en) * 1996-06-12 2001-02-06 Ericsson Inc. Transmitter/receiver for GMSK and offset-QAM
JP2000341136A (ja) * 1999-05-27 2000-12-08 Sony Corp 復号装置及びデータの復号方法
US7260155B2 (en) * 2001-08-17 2007-08-21 Synopsys, Inc. Method and apparatus for encoding and decoding digital communications data

Also Published As

Publication number Publication date
WO2007010503A3 (en) 2007-07-05
EP1911164A2 (de) 2008-04-16
WO2007010503A2 (en) 2007-01-25
US20080211543A1 (en) 2008-09-04
JP2009503927A (ja) 2009-01-29
DE602006004748D1 (de) 2009-02-26
CN101228698A (zh) 2008-07-23
US7550997B2 (en) 2009-06-23
EP1911164B1 (de) 2009-01-07
CN101228698B (zh) 2011-09-28

Similar Documents

Publication Publication Date Title
ATE420495T1 (de) Vierstufiger logischer decoder
JP5575237B2 (ja) 組み合わせデータマスクおよびデータバス反転を用いたデータ符号化
ATE486409T1 (de) Ereignisgesteuerte dynamische logik für verringerte stromaufnahme
TW200709565A (en) N-domino register with accelerated non-discharge path
UA113692C2 (xx) Кодування звукових сцен
US20140068231A1 (en) Central processing unit and arithmetic unit
WO2007065040A3 (en) Comparator circuit
ATE221279T1 (de) Viterbi pipelinedekoder
JP2006042308A (ja) ２ビットのバイナリ比較器及びバイナリ比較装置
Varghese et al. A low power reconfigurable encoder for flash ADCs
Shrivas et al. Design and performance analysis of 1 bit full adder using GDI technique in nanometer era
US20160233862A1 (en) Method and apparatus for simultaneous processing of multiple functions
TW200726096A (en) Coding circuit and digital signal processing circuit
KR101653468B1 (ko) 데이터 반전 코딩 장치 및 방법
US20150229327A1 (en) Multiplexer
Chang et al. Low-power asynchronous NCL pipelines with fine-grain power gating and early sleep
TW200744048A (en) Interface circuit for data transmission and method thereof
Khaladkar et al. Dynamic logic ALU design with reduced switching power
US8604833B2 (en) Integrated circuit device and method of using combinatorial logic in a data processing circuit
Pandey et al. Mapping Based Low Power Arithmetic and Logic Unit Design with Efficient HDL Coding
US9960759B2 (en) N-bit compare logic with single ended inputs
KR101523295B1 (ko) 회로 장치 및 그를 테스트하는 방법
Graham Jr SOFTWARE RANDOMIZED NRZ-L DECODER
Naveenkumar Novel Design of Reversible MUX and DEMUX using GDI Technique
TW200713273A (en) Circuit for driving bus

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties