ATE400934T1 - Verbesserte verwaltung von pointerprozessoren bei verketteter nutzlast in sdh oder sonet rahmen - Google Patents

Verbesserte verwaltung von pointerprozessoren bei verketteter nutzlast in sdh oder sonet rahmen

Info

Publication number
ATE400934T1
ATE400934T1 AT03292561T AT03292561T ATE400934T1 AT E400934 T1 ATE400934 T1 AT E400934T1 AT 03292561 T AT03292561 T AT 03292561T AT 03292561 T AT03292561 T AT 03292561T AT E400934 T1 ATE400934 T1 AT E400934T1
Authority
AT
Austria
Prior art keywords
sdh
concatenation
payload
concatenated
sonet
Prior art date
Application number
AT03292561T
Other languages
English (en)
Inventor
Alberto Bellato
Luca Gabriele Razzetti
Antonio Ruggiero
Original Assignee
Alcatel Lucent
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Lucent filed Critical Alcatel Lucent
Application granted granted Critical
Publication of ATE400934T1 publication Critical patent/ATE400934T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0623—Synchronous multiplexing systems, e.g. synchronous digital hierarchy/synchronous optical network (SDH/SONET), synchronisation with a pointer process

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Time-Division Multiplex Systems (AREA)
AT03292561T 2003-10-14 2003-10-14 Verbesserte verwaltung von pointerprozessoren bei verketteter nutzlast in sdh oder sonet rahmen ATE400934T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP03292561A EP1524788B1 (de) 2003-10-14 2003-10-14 Verbesserte Verwaltung von Pointerprozessoren bei verketteter Nutzlast in SDH oder SONET Rahmen

Publications (1)

Publication Number Publication Date
ATE400934T1 true ATE400934T1 (de) 2008-07-15

Family

ID=34354606

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03292561T ATE400934T1 (de) 2003-10-14 2003-10-14 Verbesserte verwaltung von pointerprozessoren bei verketteter nutzlast in sdh oder sonet rahmen

Country Status (5)

Country Link
US (1) US20050078713A1 (de)
EP (1) EP1524788B1 (de)
CN (1) CN1607752A (de)
AT (1) ATE400934T1 (de)
DE (1) DE60322063D1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1727377B1 (de) * 2005-05-25 2006-12-06 Alcatel Telekommunikationsdienste
CN1984099B (zh) * 2006-05-30 2011-04-20 华为技术有限公司 相邻级联通道寄存器配置装置和方法
CN102404048B (zh) * 2011-11-29 2014-06-25 南京中新赛克科技有限责任公司 一种sonet/sdh网络线路用无告警切换的方法及监控设备

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI91698C (fi) * 1992-07-01 1994-07-25 Nokia Telecommunications Oy Menetelmä synkronisessa digitaalisessa tietoliikennejärjestelmässä käytettävän signaalin vastaanottamiseksi
FI94813C (fi) * 1993-11-12 1995-10-25 Nokia Telecommunications Oy Menetelmä synkronisessa digitaalisessa tietoliikennejärjestelmässä käytettävän signaalin vastaanottamiseksi
JP2617701B2 (ja) * 1995-06-28 1997-06-04 宮城日本電気株式会社 Ｖｔパス切替時のミスコネクション回避方法
JP3425046B2 (ja) * 1996-11-29 2003-07-07 富士通株式会社 受信ポインタ処理装置
CA2287610A1 (en) * 1998-11-03 2000-05-03 Claudio Girardi Method and circuit for improving the pointer processing in synchronous digital hierarchy (sdh) transmission frames
US7173930B2 (en) * 1999-10-26 2007-02-06 Ciena Corporation Transparent flexible concatenation
WO2001035581A1 (en) * 1999-11-10 2001-05-17 Fujitsu Limited Optical communication apparatus and system
IL134743A (en) * 2000-02-27 2004-12-15 Lightscape Networks Ltd Method, device and system for delay equalizing in high rate data streams
US6975649B1 (en) * 2000-05-25 2005-12-13 Nortel Networks Limited Hyper-concatenation across independent pointer processors
JP3892441B2 (ja) * 2001-11-13 2007-03-14 富士通株式会社 仮想コンカチネーション伝送方法及び装置

Also Published As

Publication number Publication date
CN1607752A (zh) 2005-04-20
US20050078713A1 (en) 2005-04-14
EP1524788A1 (de) 2005-04-20
DE60322063D1 (de) 2008-08-21
EP1524788B1 (de) 2008-07-09

Similar Documents

Publication Publication Date Title
CA2414346A1 (en) Network, switching apparatus and otn frame processing method for use therein; its circuit and integrated circuit
DE60329181D1 (de) Transparente flexible verkettung
EP1521396A3 (de) Verfahren und Vorrichtung zum Identifizieren von Fehlern in einem Netzwerk, dass mehrere Fehlermeldungen erzeugt hat
CN100438429C (zh) 基于父子关系的告警相关性处理方法
EP0981216A3 (de) Fehlerdetektion und -isolierung in einem synchronen optischen Netzwerk (SONET) und in einem SDH-Netzwerk (synchrone digitale Hierarchie)
IT1315978B1 (it) Metodo per ripristinare la stabilita' di un modulatore sigma-delta ecircuito per mettere in pratica tale metodo.
ATE400934T1 (de) Verbesserte verwaltung von pointerprozessoren bei verketteter nutzlast in sdh oder sonet rahmen
ES2166173T3 (es) Procedimiento y dispositivo para la decodificacion de canal controlada en la fuente con la ayuda de un filtro kalman.
IS7001A (is) Vigtarmötun - aðferð og búnaður
EP1217864A3 (de) Durchschaltung von Datenstrukturen niedriger Ordnung mittles einer Vermittlung höherer Ordning
KR100397642B1 (ko) 동기식 디지털 계위 시스템의 계위단위 신호의 처리경로자동 결정장치 및 그 방법
US6683890B1 (en) Method and circuit for improving the pointer processing in synchronous digital hierarchy (SDH) transmission frames
KR960706169A (ko) 부호화 방법 및 장치(Method and Apparatus for Encoding)
JP3081406B2 (ja) ポインタ受信異常判定方法
US8380871B1 (en) Efficient delayed overhead processing techniques
JPH1198382A (ja) 同期分離回路
US20010023494A1 (en) BIP-N processing apparatus and BIP-N processing method therefor
KR0164116B1 (ko) 에이유 상태 검출 및 신호형태 판단기
JP2546174B2 (ja) 警報転送方式
KR920005947Y1 (ko) 공작기계용 과전류감지 및 보호장치
JP3494381B2 (ja) 音声復号方法及び復号器
JPH0487430A (ja) フレーム同期検出回路
IT1303297B1 (it) Metodo e circuito per migliorare l'elaborazione del puntatore in trameper trasmissioni e gerarchia numerica sincrona (sdh).
JPH10164005A (ja) Ｖｃフレームタイミング信号作成回路
JP2001268776A (ja) デジタル形過電流継電器

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties