ATE376690T1 - System und verfahren zur herstellung eines schaltungslayouts zur implementierung von analogsignalverarbeitung in der delta-sigma- domain - Google Patents
System und verfahren zur herstellung eines schaltungslayouts zur implementierung von analogsignalverarbeitung in der delta-sigma- domainInfo
- Publication number
- ATE376690T1 ATE376690T1 AT06001933T AT06001933T ATE376690T1 AT E376690 T1 ATE376690 T1 AT E376690T1 AT 06001933 T AT06001933 T AT 06001933T AT 06001933 T AT06001933 T AT 06001933T AT E376690 T1 ATE376690 T1 AT E376690T1
- Authority
- AT
- Austria
- Prior art keywords
- delta sigma
- operators
- sigma domain
- domain
- producing
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/602—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using delta-sigma sequences
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3015—Structural details of digital delta-sigma modulators
- H03M7/302—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution
- H03M7/3024—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only
- H03M7/3028—Structural details of digital delta-sigma modulators characterised by the number of quantisers and their type and resolution having one quantiser only the quantiser being a single bit one
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
- H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
- H03M7/3002—Conversion to or from differential modulation
- H03M7/3004—Digital delta-sigma modulation
- H03M7/3015—Structural details of digital delta-sigma modulators
- H03M7/3031—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path
- H03M7/3033—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs
- H03M7/304—Structural details of digital delta-sigma modulators characterised by the order of the loop filter, e.g. having a first order loop filter in the feedforward path the modulator having a higher order loop filter in the feedforward path, e.g. with distributed feedforward inputs with distributed feedback, i.e. with feedback paths from the quantiser output to more than one filter stage
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computing Systems (AREA)
- Computational Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP99912598A EP1230600B1 (de) | 1996-06-07 | 1999-03-17 | Verfahren und gerät um signalverarbeitungsschaltkreis im delta sigma bereich zu erzeugen. |
PCT/US1999/005778 WO2000055746A1 (en) | 1996-06-07 | 1999-03-17 | Method and apparatus for producing signal processing circuits in the delta sigma domain |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE376690T1 true ATE376690T1 (de) | 2007-11-15 |
Family
ID=38698255
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT06001933T ATE376690T1 (de) | 1999-03-17 | 1999-03-17 | System und verfahren zur herstellung eines schaltungslayouts zur implementierung von analogsignalverarbeitung in der delta-sigma- domain |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP1892633A1 (de) |
AT (1) | ATE376690T1 (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114117986B (zh) * | 2022-01-29 | 2022-07-19 | 深圳市芯茂微电子有限公司 | 一种运算器 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5632272A (en) * | 1991-03-07 | 1997-05-27 | Masimo Corporation | Signal processing apparatus |
JPH04331517A (ja) * | 1991-05-02 | 1992-11-19 | Ricoh Co Ltd | 信号加算装置および信号加算方法 |
JPH04331516A (ja) * | 1991-05-02 | 1992-11-19 | Ricoh Co Ltd | 信号乗算装置および信号乗算方法 |
JP3593805B2 (ja) * | 1996-07-26 | 2004-11-24 | ソニー株式会社 | 特殊効果処理装置 |
-
1999
- 1999-03-17 AT AT06001933T patent/ATE376690T1/de not_active IP Right Cessation
- 1999-03-17 EP EP07116161A patent/EP1892633A1/de not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
EP1892633A1 (de) | 2008-02-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IL164459A0 (en) | Apparatus and method to generate and control optical traps to manipulate small particles | |
NO955088D0 (no) | Framgangsmåte for gjenkjennelse av håndskrevne data | |
ATE233918T1 (de) | Anpassungsfaehige anordnung und anpassungsfaehiges verfahren zur auswahl von gegenmassnahmen | |
ATE377805T1 (de) | Objektidentifikation | |
DE69206106D1 (de) | Gas-Photonanograph zur Herstellung und zur optischen Analyse von Mustern im Nanometerbereich. | |
ATE405813T1 (de) | Landehilfevorrichtung, insbesondere zum abschalten eines grundkollisionsalarmes | |
ATE298455T1 (de) | Verfahren und vorrichtung zur abstimmung von natürlichen farben | |
ATE483194T1 (de) | Verfahren und system zum auswählen und manipulieren von mehreren objekten | |
ATE297571T1 (de) | System und verfahren zur dokumentverarbeitung | |
WO2002103635A1 (fr) | Dispositif et procede de traitement d'images et dispositif de prises de vue | |
ATE128127T1 (de) | Verfahren zur gewinnung von taxol und derivate davon aus pflanzen der gattung taxus. | |
HK1082346A1 (en) | Security countermeasures for power analysis attacks | |
ATE490599T1 (de) | Verfahren und vorrichtung für einen n-nary logischer stromkreis | |
DE60027920D1 (de) | Linearisierung eines verstärkers | |
DE69333247D1 (de) | Trainingsverfahren und Gerät zur Erzeugung eines neues Neurons | |
ATE376690T1 (de) | System und verfahren zur herstellung eines schaltungslayouts zur implementierung von analogsignalverarbeitung in der delta-sigma- domain | |
ATE136392T1 (de) | Verfahren und vorrichtung zur stickstoffinertisierung von oberflächen und ausschliessender elektronenbestrahlung | |
EP1879295A3 (de) | Verfahren zur Simulation eines Schalungslayouts zur Implementierung von Analogsignalverarbeitung in einer Delta-Sigma-Domäne | |
ATE373273T1 (de) | Verfahren und gerät um signalverarbeitungsschaltkreis im delta sigma bereich zu erzeugen. | |
Bao et al. | Broad-band colored noise: Digital simulation and dynamical effects | |
ATE450880T1 (de) | Einrichtung und verfahren zur verringerung der auswirkung von verzerrungen in einem mikroskop | |
DE59208929D1 (de) | Verfahren und Vorrichtung zur Ansteuerung und Fehlerrückmeldung eines elektrischen Bauelements | |
DE69431187D1 (de) | 14-substituierte marcfortine und derivate als antiparasitäre mittel | |
JPS57161920A (en) | Deciding method for character type | |
Avery | An algorithmic proof that semiorders are representable |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |