ATE368355T1 - Videogerät, insbesondere videodekoder, und speichersteuerungsverfahren in einem solchen gerät - Google Patents

Videogerät, insbesondere videodekoder, und speichersteuerungsverfahren in einem solchen gerät

Info

Publication number
ATE368355T1
ATE368355T1 AT02004502T AT02004502T ATE368355T1 AT E368355 T1 ATE368355 T1 AT E368355T1 AT 02004502 T AT02004502 T AT 02004502T AT 02004502 T AT02004502 T AT 02004502T AT E368355 T1 ATE368355 T1 AT E368355T1
Authority
AT
Austria
Prior art keywords
memory
video
control method
memory control
digital decoder
Prior art date
Application number
AT02004502T
Other languages
German (de)
English (en)
Inventor
Daniel Faye
Daniel Creusot
Edouard Ritz
Original Assignee
Thomson Licensing
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing filed Critical Thomson Licensing
Application granted granted Critical
Publication of ATE368355T1 publication Critical patent/ATE368355T1/de

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/20Adaptations for transmission via a GHz frequency band, e.g. via satellite
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/434Disassembling of a multiplex stream, e.g. demultiplexing audio and video streams, extraction of additional data from a video stream; Remultiplexing of multiplex streams; Extraction or processing of SI; Disassembling of packetised elementary stream
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/443OS processes, e.g. booting an STB, implementing a Java virtual machine in an STB or power management in an STB
    • H04N21/4435Memory management
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41Structure of client; Structure of client peripherals
    • H04N21/426Internal components of the client ; Characteristics thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Astronomy & Astrophysics (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Bus Control (AREA)
  • Studio Circuits (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
AT02004502T 2001-03-09 2002-02-27 Videogerät, insbesondere videodekoder, und speichersteuerungsverfahren in einem solchen gerät ATE368355T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP01400628A EP1239670A1 (en) 2001-03-09 2001-03-09 Video apparatus, notably video decoder, and process for memory control in such an apparatus

Publications (1)

Publication Number Publication Date
ATE368355T1 true ATE368355T1 (de) 2007-08-15

Family

ID=8182649

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02004502T ATE368355T1 (de) 2001-03-09 2002-02-27 Videogerät, insbesondere videodekoder, und speichersteuerungsverfahren in einem solchen gerät

Country Status (9)

Country Link
US (1) US7154559B2 (https=)
EP (1) EP1239670A1 (https=)
JP (1) JP3989752B2 (https=)
KR (1) KR100852394B1 (https=)
CN (1) CN1235159C (https=)
AT (1) ATE368355T1 (https=)
DE (1) DE60221306T2 (https=)
ES (1) ES2290208T3 (https=)
MX (1) MXPA02002337A (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080281999A1 (en) * 2007-05-07 2008-11-13 Mediatek Inc. Electronic system with direct memory access and method thereof
CN101640770B (zh) * 2008-08-18 2011-05-11 青岛海信信芯科技有限公司 屏幕显示菜单的数据载入方法和视频设备
CN101720040B (zh) * 2009-11-11 2011-05-11 四川长虹电器股份有限公司 融合高速存储器和dma通道的视频解码优化方法
CN102291549A (zh) * 2011-09-07 2011-12-21 天津天地伟业数码科技有限公司 基于cortex-m3的osd结构

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5608459A (en) * 1993-08-13 1997-03-04 Texas Instruments Incorporated Video data decoder having motion compensation and image memory circuitry on single substrate
JP3301263B2 (ja) * 1995-03-29 2002-07-15 株式会社日立製作所 データ復号装置
US5898695A (en) * 1995-03-29 1999-04-27 Hitachi, Ltd. Decoder for compressed and multiplexed video and audio data
JPH09128330A (ja) * 1995-11-06 1997-05-16 Sony Corp 映像表示装置
JPH1093928A (ja) * 1996-09-12 1998-04-10 Hitachi Ltd ディジタル放送デコーダ
US6226291B1 (en) * 1996-11-01 2001-05-01 Texas Instruments Incorporated Transport stream packet parser system
US6369855B1 (en) * 1996-11-01 2002-04-09 Texas Instruments Incorporated Audio and video decoder circuit and system
KR19980042023A (ko) * 1996-11-01 1998-08-17 윌리엄비.켐플러 오디오 영상 시스템용 집적 회로
JPH11103429A (ja) * 1997-09-29 1999-04-13 Sony Corp 画像データ復号化装置及びオン・スクリーン・ディスプレイ・データ更新方法
DE19918046B4 (de) * 1998-04-23 2007-02-15 Lg Electronics Inc. Speicherstruktur für Bild-in-Bild-Anzeige bei einer digitalen Videoanzeigeeinheit sowie Verfahren hierfür
US6085278A (en) * 1998-06-02 2000-07-04 Adaptec, Inc. Communications interface adapter for a computer system including posting of system interrupt status
US6593937B2 (en) * 1998-06-18 2003-07-15 Sony Corporation Method of and apparatus for handling high bandwidth on-screen-display graphics data over a distributed IEEE 1394 network utilizing an isochronous data transmission format
JP3356691B2 (ja) * 1998-07-07 2002-12-16 株式会社東芝 情報記録媒体とその記録方法及び再生方法
US6137539A (en) * 1998-10-09 2000-10-24 Matshushita Electric Industrial Co, Ltd Digital television status display
US6774918B1 (en) * 2000-06-28 2004-08-10 Koninklijke Philips Electronics N.V. Video overlay processor with reduced memory and bus performance requirements
JP3598515B2 (ja) * 2001-12-07 2004-12-08 船井電機株式会社 ディスク再生装置及びosd画像の生成方法

Also Published As

Publication number Publication date
US7154559B2 (en) 2006-12-26
JP2002335466A (ja) 2002-11-22
JP3989752B2 (ja) 2007-10-10
KR20020072498A (ko) 2002-09-16
EP1239670A1 (en) 2002-09-11
US20020126225A1 (en) 2002-09-12
KR100852394B1 (ko) 2008-08-18
CN1374802A (zh) 2002-10-16
MXPA02002337A (es) 2004-06-22
CN1235159C (zh) 2006-01-04
DE60221306T2 (de) 2008-04-10
ES2290208T3 (es) 2008-02-16
DE60221306D1 (de) 2007-09-06

Similar Documents

Publication Publication Date Title
EP1401209A3 (en) Method and apparatus for video size conversion
EP1393125A4 (en) MANUAL REMOTE CONTROL FOR CAMERAS OR CAMCORDERS AND FOR LENSES
MY140373A (en) Reverse trick mode using intra pictures
AU1910800A (en) Graphics display system
EP1641247A3 (en) Image pickup apparatus
AU2003215304A8 (en) Method and apparatus for processing atvef data to control the display of text and images
IL159537A0 (en) Method and apparatus for control and processing of video images
ZA991124B (en) Processing of digital picture data in a decoder.
SG73996A1 (en) Video display apparatus having an on-screen display and method for controlling brightness thereof
IL153244A0 (en) Method and apparatus for providing credits through digital television interactive applications
ATE368355T1 (de) Videogerät, insbesondere videodekoder, und speichersteuerungsverfahren in einem solchen gerät
KR20050098287A (ko) 디지털 영상 데이터 프로세싱용 재사용가능 프론트 엔드를구비하는 모듈러 아키텍처
AU2002367239A1 (en) Apparatus and method for abstracting motion picture shape descriptor including statistical characteristics of still picture shape descriptor, and video indexing system and method using the same
RU2001103097A (ru) Устройство калибровки оптикоэлектронной системы
MY138091A (en) Fast motion trick mode using dummy predictive pictures
MXPA04003571A (es) Modo de truco con el uso de imagenes pronosticadas simuladas.
WO2004100523A3 (en) Reverse trick modes on progressive video using special groups of pictures
WO2004100522A3 (en) Reverse trick modes on non-progressive video using special groups of pictures
EP1150499A3 (en) On-screen display system
MY130183A (en) Fast motion trick mode using dummy bidirectional predictive pictures
TW200729966A (en) Method and apparatus for decoding video data
EP1239671A3 (en) Video apparatus, notably video decoder, and process for memory control such an apparatus
MXPA02009691A (es) Proceso y dispositivo para descodificar datos de video codificados de acuerdo a la norma mpeg.
MY146455A (en) Trick mode on bidirectional predictive frames
JP2005176001A (ja) 半導体装置及び画像処理装置

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties