ATE352127T1 - Taktwiedergewinnungsschaltung - Google Patents
TaktwiedergewinnungsschaltungInfo
- Publication number
- ATE352127T1 ATE352127T1 AT02725899T AT02725899T ATE352127T1 AT E352127 T1 ATE352127 T1 AT E352127T1 AT 02725899 T AT02725899 T AT 02725899T AT 02725899 T AT02725899 T AT 02725899T AT E352127 T1 ATE352127 T1 AT E352127T1
- Authority
- AT
- Austria
- Prior art keywords
- locked loop
- phase locked
- loop circuit
- data signal
- circuit
- Prior art date
Links
- 238000011084 recovery Methods 0.000 title abstract 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0004—Initialisation of the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US28837601P | 2001-05-03 | 2001-05-03 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE352127T1 true ATE352127T1 (de) | 2007-02-15 |
Family
ID=23106839
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT02725899T ATE352127T1 (de) | 2001-05-03 | 2002-05-03 | Taktwiedergewinnungsschaltung |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US7149270B2 (de) |
| EP (1) | EP1397879B1 (de) |
| AT (1) | ATE352127T1 (de) |
| AU (1) | AU2002256434A1 (de) |
| DE (1) | DE60217670D1 (de) |
| WO (1) | WO2002091649A2 (de) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI314817B (en) * | 2003-04-04 | 2009-09-11 | Media Tek Inc | Clock recovery circuit capable of automatically adjusting the frequency range of a vco |
| JP3898187B2 (ja) * | 2004-01-28 | 2007-03-28 | Necエレクトロニクス株式会社 | 衛星放送用コンバータのスイッチ回路 |
| US7680232B2 (en) * | 2005-01-21 | 2010-03-16 | Altera Corporation | Method and apparatus for multi-mode clock data recovery |
| US7512203B2 (en) * | 2005-03-30 | 2009-03-31 | Silicon Laboratories Inc. | Data cleaning with an asynchronous reference clock |
| US8122275B2 (en) | 2006-08-24 | 2012-02-21 | Altera Corporation | Write-leveling implementation in programmable logic devices |
| US8363764B2 (en) * | 2007-08-06 | 2013-01-29 | Lantiq Deutschland Gmbh | Method and device for reconstructing a data clock from asynchronously transmitted data packets |
| US7532135B1 (en) * | 2007-11-26 | 2009-05-12 | Broadcom Corporation | Dual purpose serializer/de-serializer for point-to-point and point-to-multipoint communication |
| US7554466B1 (en) | 2007-12-05 | 2009-06-30 | Broadcom Corporation | Multi-speed burst mode serializer/de-serializer |
| GB2463260B (en) * | 2008-09-05 | 2012-09-12 | Phabrix Ltd | Jitter Evaluation |
| US8063810B2 (en) * | 2009-07-30 | 2011-11-22 | Freescale Semiconductor, Inc. | Unfolding VCO-based quantization circuit |
| US8553814B2 (en) * | 2009-07-31 | 2013-10-08 | Lsi Corporation | Rapid sampling phase recovery |
| US8248106B1 (en) * | 2010-07-21 | 2012-08-21 | Applied Micro Circuits Corporation | Lock detection using a digital phase error message |
| US8958513B1 (en) * | 2013-03-15 | 2015-02-17 | Xilinx, Inc. | Clock and data recovery with infinite pull-in range |
| CN105119657B (zh) * | 2015-09-14 | 2018-04-10 | 武汉恒泰通技术有限公司 | 高速多速率自适应速率检测电路及方法 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3795872A (en) | 1972-09-18 | 1974-03-05 | Bell Telephone Labor Inc | Protection scheme for clock signal recovery arrangement |
| US4787097A (en) * | 1987-02-11 | 1988-11-22 | International Business Machines Corporation | NRZ phase-locked loop circuit with associated monitor and recovery circuitry |
| FR2624323B1 (fr) * | 1987-12-03 | 1994-03-25 | Institut Francais Petrole | Dispositif pour asservir un signal, en frequence et en phase, a celle d'un signal impose |
| US4953185A (en) | 1988-10-05 | 1990-08-28 | Motorola Inc. | Clock recovery and hold circuit for digital TDM mobile radio |
| US4935706A (en) * | 1989-06-29 | 1990-06-19 | Itt Corporation | Tuning apparatus for high speed phase locked loops |
| WO1993025023A1 (en) | 1992-06-02 | 1993-12-09 | Telefonaktiebolaget Lm Ericsson | Clock extraction circuit for fiber optical receivers |
| US5726607A (en) | 1992-06-15 | 1998-03-10 | Adc Telecommunications, Inc. | Phase locked loop using a counter and a microcontroller to produce VCXO control signals |
| US5450447A (en) * | 1992-09-30 | 1995-09-12 | Rockwell International Corporation | Adaptive variable-gain phase and frequency locked loop for rapid carrier acquisition |
| DE4336239A1 (de) * | 1993-10-23 | 1995-04-27 | Sel Alcatel Ag | Schaltungsanordnung für einen Taktgenerator |
| US5566204A (en) * | 1994-05-02 | 1996-10-15 | Raytheon Company | Fast acquisition clock recovery system |
| US5955928A (en) | 1996-12-26 | 1999-09-21 | Micro Magic, Inc. | Automatically adjusting the dynamic range of the VCO in a PLL at start-up for optimal operating point |
-
2002
- 2002-05-03 AU AU2002256434A patent/AU2002256434A1/en not_active Abandoned
- 2002-05-03 US US10/138,210 patent/US7149270B2/en not_active Expired - Fee Related
- 2002-05-03 EP EP02725899A patent/EP1397879B1/de not_active Expired - Lifetime
- 2002-05-03 AT AT02725899T patent/ATE352127T1/de not_active IP Right Cessation
- 2002-05-03 WO PCT/US2002/013937 patent/WO2002091649A2/en not_active Ceased
- 2002-05-03 DE DE60217670T patent/DE60217670D1/de not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP1397879B1 (de) | 2007-01-17 |
| EP1397879A2 (de) | 2004-03-17 |
| US20020186804A1 (en) | 2002-12-12 |
| AU2002256434A1 (en) | 2002-11-18 |
| DE60217670D1 (de) | 2007-03-08 |
| WO2002091649A2 (en) | 2002-11-14 |
| EP1397879A4 (de) | 2004-12-29 |
| WO2002091649A3 (en) | 2003-03-20 |
| US7149270B2 (en) | 2006-12-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE352127T1 (de) | Taktwiedergewinnungsschaltung | |
| CA2419427A1 (en) | Wireless spread-spectrum telesensor chip with synchronous digital architecture | |
| WO2002023715A3 (en) | Digital clock skew detection and phase alignment | |
| WO2003049277A3 (en) | Non-linear phase detector | |
| WO2005029743A3 (en) | Data-level clock recovery | |
| WO2002073806A3 (en) | Pll cycle slip compensation | |
| DE60209892D1 (de) | Synchroner empfänger mit digital gesteuerter phasenschiebeeinheit (dll) und takterkennung | |
| WO2001052417A3 (en) | Phase lock loop system and method | |
| EP1195903A3 (de) | Taktrückgewinnungeinrichtung mit einer Frequenzdetektorschaltung | |
| WO2003067751A3 (en) | Digital phase locked loop | |
| EP0901226A3 (de) | Digitaler gesteuerter Oszillator und PLL-Schaltung | |
| TW200721672A (en) | System and method for clock switching | |
| TW200513824A (en) | Synchronizer apparatus for synchronizing data from one clock domain to another clock domain | |
| DE60223403D1 (de) | Spreizband-takt tolerante empfänger | |
| SE0003058D0 (sv) | A state machine | |
| WO2001059550A3 (en) | A secure asynchronous clock multiplexer | |
| DE60212688D1 (de) | Daten- und taktrückgewinnungsschaltung und eine vorrichtung mehrerer dieser schaltungen enthaltend | |
| JPS5642825A (en) | Compensating circuit for data reading clock | |
| WO2002023777A3 (en) | Methods and apparatuses for jitter protection in an integrated circuit receiving an external synchronization signal | |
| EP1244216A3 (de) | ÜberabtastendeTaktrückgewinnungsschaltung für sowohl hochratige als auch niederratige Daten | |
| BR0005992A (pt) | Controle de potência de transmissão cdma em ciclo de controle variável. | |
| EP1172962A3 (de) | Bitratenvariable Taktrückgewinnungsschaltung | |
| SE0004115D0 (sv) | An arangement for capturing data | |
| WO2002047270A8 (de) | Phasenregelschleife zur rückgewinnung eines taktsignals aus einem datensignal | |
| EP1233417A3 (de) | Eingangssteuersignalschaltung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |