ATE322718T1 - Vorrichtung und verfahren zum pipeline- mehrfachspeicherzugriff - Google Patents
Vorrichtung und verfahren zum pipeline- mehrfachspeicherzugriffInfo
- Publication number
- ATE322718T1 ATE322718T1 AT01989874T AT01989874T ATE322718T1 AT E322718 T1 ATE322718 T1 AT E322718T1 AT 01989874 T AT01989874 T AT 01989874T AT 01989874 T AT01989874 T AT 01989874T AT E322718 T1 ATE322718 T1 AT E322718T1
- Authority
- AT
- Austria
- Prior art keywords
- memory
- request
- clock
- requests
- memory block
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1615—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using a concurrent pipeline structrure
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
- Advance Control (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US24583100P | 2000-11-03 | 2000-11-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE322718T1 true ATE322718T1 (de) | 2006-04-15 |
Family
ID=22928252
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT01989874T ATE322718T1 (de) | 2000-11-03 | 2001-11-02 | Vorrichtung und verfahren zum pipeline- mehrfachspeicherzugriff |
Country Status (5)
Country | Link |
---|---|
US (1) | US6976141B2 (de) |
EP (1) | EP1362288B1 (de) |
AT (1) | ATE322718T1 (de) |
DE (1) | DE60118617T2 (de) |
WO (1) | WO2002037284A2 (de) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6976141B2 (en) * | 2000-11-03 | 2005-12-13 | Broadcom Corporation | Pipelined multi-access memory apparatus and method |
EP2317446A1 (de) * | 2005-06-30 | 2011-05-04 | Imec | Speichervorrichtung für ein Mehrfachrechnersystem |
US8560795B2 (en) | 2005-06-30 | 2013-10-15 | Imec | Memory arrangement for multi-processor systems including a memory queue |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62128342A (ja) | 1985-11-29 | 1987-06-10 | Fujitsu Ltd | メモリアクセス制御方式 |
US5440713A (en) * | 1992-05-29 | 1995-08-08 | Industrial Technology Research Institute | M-way N-port paged-interleaved memory system |
JP3010947B2 (ja) * | 1992-11-26 | 2000-02-21 | 日本電気株式会社 | メモリアクセス制御装置 |
US5596740A (en) * | 1995-01-26 | 1997-01-21 | Cyrix Corporation | Interleaved memory conflict resolution with accesses of variable bank widths and partial return of non-conflicting banks |
US6052756A (en) * | 1998-01-23 | 2000-04-18 | Oki Electric Industry Co., Ltd. | Memory page management |
US6976141B2 (en) * | 2000-11-03 | 2005-12-13 | Broadcom Corporation | Pipelined multi-access memory apparatus and method |
US6691216B2 (en) * | 2000-11-08 | 2004-02-10 | Texas Instruments Incorporated | Shared program memory for use in multicore DSP devices |
-
2001
- 2001-11-02 US US10/002,449 patent/US6976141B2/en not_active Expired - Lifetime
- 2001-11-02 AT AT01989874T patent/ATE322718T1/de not_active IP Right Cessation
- 2001-11-02 WO PCT/US2001/046216 patent/WO2002037284A2/en active IP Right Grant
- 2001-11-02 DE DE60118617T patent/DE60118617T2/de not_active Expired - Lifetime
- 2001-11-02 EP EP01989874A patent/EP1362288B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP1362288A2 (de) | 2003-11-19 |
EP1362288B1 (de) | 2006-04-05 |
DE60118617D1 (de) | 2006-05-18 |
US6976141B2 (en) | 2005-12-13 |
WO2002037284A9 (en) | 2003-02-06 |
WO2002037284A2 (en) | 2002-05-10 |
WO2002037284A3 (en) | 2003-09-04 |
US20020056032A1 (en) | 2002-05-09 |
DE60118617T2 (de) | 2007-07-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2003268530A1 (en) | Method and apparatus for grouping pages within a block | |
ATE405885T1 (de) | Methode zum umschalten zwischen lesen und schreiben in einem speicherkontroller | |
TW200508860A (en) | Systems and methods for storing data on computer systems | |
EP1507246A4 (de) | Map-datenprodukt, map-datenverarbeitungsprogrammprodukt, map-datenverarbeitungsverfahren und map-datenverarbeitungseinrichtung | |
WO2006026680A3 (en) | Systems and methods for organizing and mapping data | |
ATE64020T1 (de) | Verfahren und vorrichtung zum speicherzugriff in mehrprozessorsystemen. | |
ATE456094T1 (de) | Nicht-sequentielle dram-folgesteuerung | |
ATE431590T1 (de) | Verfahren zum dynamischen einstellen einer speicherseitenschliess-strategie | |
ATE259081T1 (de) | Mehrprozessorsystem prüfungsschaltung | |
ATE334447T1 (de) | Vorrichtung und verfahren zur wiedergewinnung von daten | |
ATE300784T1 (de) | Datenschreibvorrichtung, datenschreibverfahren und programm | |
WO2007071606A3 (en) | Cache injection using semi-synchronous memory copy operation | |
WO2004031964A3 (en) | Method and apparatus for reducing overhead in a data processing system with a cache | |
SG112838A1 (en) | Method, system, and program for initializing a storage device comprising multiple storage units thorough a storage controller | |
ATE350700T1 (de) | Halten von informationen in einem oder mehreren virtuellen volumenaggregaten mit mehreren virtuellen volumen | |
EP1271542A3 (de) | Verfahren und System zum schnellen Datenzugriff in einer Speichertabelle | |
AU2001287197A1 (en) | Memory device having posted write per command | |
TW200609727A (en) | Method and apparatus for dynamic hosting partition page assignment | |
WO2004059488A3 (en) | Instant refresh of a data volume copy | |
TW200513902A (en) | Automatic register backup/restore system and method | |
WO2005020088A3 (en) | Decoupled store address and data in a multiprocessor system | |
WO2001095160A3 (en) | Accessing state information in a hardware/software co-simulation | |
ATE502335T1 (de) | Verfahren und vorrichtungen zur bereitstellung früher antworten aus einem abgesetzten daten- cache | |
ATE149257T1 (de) | Anordnung mit master- und slave-einheiten | |
ATE322718T1 (de) | Vorrichtung und verfahren zum pipeline- mehrfachspeicherzugriff |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |