ATE287591T1 - Verfahren und einrichtung zur neutaktung eines asynchronen takts - Google Patents

Verfahren und einrichtung zur neutaktung eines asynchronen takts

Info

Publication number
ATE287591T1
ATE287591T1 AT01000549T AT01000549T ATE287591T1 AT E287591 T1 ATE287591 T1 AT E287591T1 AT 01000549 T AT01000549 T AT 01000549T AT 01000549 T AT01000549 T AT 01000549T AT E287591 T1 ATE287591 T1 AT E287591T1
Authority
AT
Austria
Prior art keywords
edge
reclocking
timing signal
clock
asynchronous clock
Prior art date
Application number
AT01000549T
Other languages
English (en)
Inventor
Robert B Staszewski
Kenneth J Maggio
Dirk D Leipold
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of ATE287591T1 publication Critical patent/ATE287591T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/50—All digital phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Analogue/Digital Conversion (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
AT01000549T 2000-10-23 2001-10-22 Verfahren und einrichtung zur neutaktung eines asynchronen takts ATE287591T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US24257700P 2000-10-23 2000-10-23

Publications (1)

Publication Number Publication Date
ATE287591T1 true ATE287591T1 (de) 2005-02-15

Family

ID=22915348

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01000549T ATE287591T1 (de) 2000-10-23 2001-10-22 Verfahren und einrichtung zur neutaktung eines asynchronen takts

Country Status (4)

Country Link
US (1) US8155256B2 (de)
EP (1) EP1202458B1 (de)
AT (1) ATE287591T1 (de)
DE (1) DE60108461T2 (de)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7375277B1 (en) 2000-06-26 2008-05-20 Fatigue Technology, Inc. Double flanged bushings and installation methods
US7079615B2 (en) * 2001-11-20 2006-07-18 Hewlett-Packard Development Company, L.P. Expanded comparator for control of digital delay lines in a delay locked loop or phase locked loop
ATE336393T1 (de) 2003-03-18 2006-09-15 Campagnolo Srl Speichenrad für ein fahrrad
US7448652B2 (en) 2003-07-31 2008-11-11 Fatigue Technology Inc. Tubular metal fitting expandable in a wall opening and method of installation
US20050195917A1 (en) * 2004-03-05 2005-09-08 Texas Instruments Incorporated Method and apparatus for crystal drift compensation
EP3199292B1 (de) 2005-12-28 2020-03-11 Fatigue Technology, Inc. Dorneinheit und verfahren zu ihrer verwendung
WO2007082077A1 (en) 2006-01-11 2007-07-19 Fatigue Technology, Inc. Bushing kits, bearings, and methods of installation
ATE536957T1 (de) 2006-04-27 2011-12-15 Fatigue Technology Inc Ausrichtungsvorrichtung und anwendungsverfahren
US7958766B2 (en) 2006-06-29 2011-06-14 Fatigue Technology, Inc. Self-aligning tools and a mandrel with retention sleeve
KR101468399B1 (ko) 2006-08-28 2014-12-03 퍼티구 테크놀로지 인코포레이티드 설치／처리 시스템 및 이를 사용하는 방법
US8321489B2 (en) 2006-09-15 2012-11-27 National Semiconductor Corporation Software reconfigurable digital phase lock loop architecture
US8312606B2 (en) 2007-10-16 2012-11-20 Fatigue Technology, Inc. Expandable fastener assembly with deformed collar
US8045669B2 (en) * 2007-11-29 2011-10-25 Qualcomm Incorporated Digital phase-locked loop operating based on fractional input and output phases
TWI357723B (en) * 2007-12-04 2012-02-01 Ind Tech Res Inst Time to digital converter apparatus
US10010983B2 (en) 2008-03-07 2018-07-03 Fatigue Technology, Inc. Expandable member with wave inhibitor and methods of using the same
EP2318726B1 (de) 2008-07-18 2015-09-02 Fatigue Technology, Inc. Annietmutteranordnung und verwendungsverfahren dafür
US7864915B2 (en) * 2008-10-08 2011-01-04 Qualcomm Incorporated Low-power asynchronous counter and method
EP2417369B1 (de) 2009-04-10 2014-04-02 Fatigue Technology, Inc. Verbinderanordnung für eine aufweitbare hülse und ein befestiger mit einem ziehdorn
JP2010273185A (ja) * 2009-05-22 2010-12-02 Renesas Electronics Corp デジタルフェーズロックドループ回路
US8647035B2 (en) 2009-12-16 2014-02-11 Fatigue Technology, Inc. Modular nut plate assemblies and methods of using the same
WO2012167136A2 (en) 2011-06-03 2012-12-06 Fatigue Technology, Inc. Expandable crack inhibitors and methods of using the same
US9114449B2 (en) 2011-06-15 2015-08-25 Fatigue Technology, Inc. Modular nut plates with closed nut assemblies
US10130985B2 (en) 2012-01-30 2018-11-20 Fatigue Technology, Inc. Smart installation/processing systems, components, and methods of operating the same
CN103633998B (zh) * 2012-08-28 2017-02-15 复旦大学 一种用于全数字锁相环的低功耗鉴相器
DE102013101933A1 (de) * 2013-02-27 2014-08-28 Technische Universität Dresden Verfahren und Anordnung zur Erzeugung eines Taktsignals mittels eines Phasenregelkreises
US9201813B2 (en) 2013-09-12 2015-12-01 Socionext Inc. Signal distribution circuitry
US9748961B2 (en) * 2014-12-12 2017-08-29 Bae Systems Information And Electronic Systems Integration Inc. Single cycle asynchronous domain crossing circuit for bus data
US9541990B2 (en) 2015-04-21 2017-01-10 Cypress Semiconductor Corporation Asynchronous transceiver for on-vehicle electronic device
US9923710B2 (en) 2016-06-15 2018-03-20 Silicon Laboratories Inc. Digital oversampling clock and data recovery circuit
US10305495B2 (en) * 2016-10-06 2019-05-28 Analog Devices, Inc. Phase control of clock signal based on feedback
EP3327461B1 (de) 2016-11-23 2020-11-04 NXP USA, Inc. Digitaler synthesizer, radarvorrichtung und verfahren dafür
US10623006B2 (en) 2017-06-28 2020-04-14 Analog Devices, Inc. Apparatus and methods for compensation of signal path delay variation
US11038511B2 (en) 2017-06-28 2021-06-15 Analog Devices International Unlimited Company Apparatus and methods for system clock compensation
CN112953530B (zh) * 2021-01-28 2024-02-23 星宸科技股份有限公司 除频器电路
TWI763477B (zh) * 2021-05-10 2022-05-01 瑞昱半導體股份有限公司 全數位鎖相迴路及其校正方法
US12153088B2 (en) * 2022-05-30 2024-11-26 Taiwan Semiconductor Manufacturing Company Ltd. Electronic circuit and method of error correction

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5012494A (en) 1989-11-07 1991-04-30 Hewlett-Packard Company Method and apparatus for clock recovery and data retiming for random NRZ data
EP0490273A3 (en) 1990-12-10 1992-12-09 Advantest Corporation Retiming circuit
US5212716A (en) * 1991-02-05 1993-05-18 International Business Machines Corporation Data edge phase sorting circuits
US5594735A (en) * 1992-04-10 1997-01-14 Nec Corporation TDMA mobile unit frequency synthesizer having power saving mode during transmit and receive slots
US5539784A (en) * 1994-09-30 1996-07-23 At&T Corp. Refined timing recovery circuit
KR100194624B1 (ko) * 1996-12-02 1999-06-15 이계철 데이타 리타이밍 회로
US6175603B1 (en) * 1997-08-07 2001-01-16 Cisco Technology, Inc. System for managing signals in different clock domains and a programmable digital filter
KR100261295B1 (ko) * 1997-12-03 2000-07-01 이계철 준안정이 고려된 디지털 위상 정렬장치
US6327684B1 (en) * 1999-05-11 2001-12-04 Logicvision, Inc. Method of testing at-speed circuits having asynchronous clocks and controller for use therewith
US6738442B1 (en) * 2000-01-19 2004-05-18 Agere Systems Inc. Pulse detection and synchronization system
US6326851B1 (en) 2000-06-26 2001-12-04 Texas Instruments Incorporated Digital phase-domain PLL frequency synthesizer

Also Published As

Publication number Publication date
EP1202458B1 (de) 2005-01-19
EP1202458A1 (de) 2002-05-02
DE60108461T2 (de) 2006-01-12
DE60108461D1 (de) 2005-02-24
US20020131538A1 (en) 2002-09-19
US8155256B2 (en) 2012-04-10

Similar Documents

Publication Publication Date Title
ATE287591T1 (de) Verfahren und einrichtung zur neutaktung eines asynchronen takts
DK1905662T3 (da) Detektering af et jernbaneköretöj
BR0204818A (pt) Métodos para modificar e expandir a escala de tempo de um sinal, e para receber um sinal de áudio, dispositivo de modificação de escala de tempo adaptado para modificar um sinal, e, receptor para receber um sinal de áudio
WO2005119530A3 (en) Method and apparatus for fixing hold time violations in a circuit design
DE60335379D1 (de) Verfahren und gerät zur rahmendetektion und synchronisierung
ATE305148T1 (de) Vorrichtung und verfahren zum detektieren von statusanzeigen
KR920000179A (ko) 샘플링 레이트 변환장치
DE60229024D1 (de) Korrektur des Abtasttektaktes eines digitalen Demodulationssystems und Verfahren mittels Auswahl eines Polyfasenfilter
GB2271492A (en) Apparatus for and method of synchronizing a clock signal
KR870010712A (ko) 채널 클럭 정보 재발생용 장치 및 이를 구비한 데이타 회복장치
DE58908897D1 (de) Verfahren und Schaltungsanordnung zur Rückgewinnung eines Bittaktes aus einem empfangenen digitalen Nachrichtensignal.
DE60315239D1 (de) Verfahren und Vorrichtung, um einen Aufzeichnungspuls mittles Daten aus dem Benutzerfeld einer optischen Scheibe zu justieren.
EP1217622A3 (de) Digitaldaten-Wiedergabegerät und Verfahren zur Wiedergabe von digitalen Daten
KR960012815A (ko) 데이타 통신 장치
EP1045392A3 (de) Abtasttaktgerät für Datenwiedergabessystem
ATE389189T1 (de) Gps-empfänger und diesbezügliches verfahren und diesbezügliche vorrichtung
AU2001274254A1 (en) Method and apparatus of producing a digital depiction of a signal
WO2001095629A3 (en) Method and apparatus for combining asynchronous signal samples
EP1391998A3 (de) Spreizspektrumdatenempfangsvorrichtung
JP2006003255A (ja) ジッタ測定方法およびジッタ測定装置
DE60307795D1 (de) Anordnung und Verfahren zur Abtastung in digitalen Empfängern
JP2003130892A5 (de)
ATE311050T1 (de) Verfahren zur schätzung der symboltaktphase beim empfang von datensignalen
TWI294120B (en) Method and apparatus of adjusting phase of a sampling clock and prediction timing of a synchronization signal through a disc signal
JPS566568A (en) Sampling method for facsimile signal

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties