ATE204996T1 - Stossbetrieb-sram zur benutzung mit hochgeschwindigkeitstakt - Google Patents

Stossbetrieb-sram zur benutzung mit hochgeschwindigkeitstakt

Info

Publication number
ATE204996T1
ATE204996T1 AT94301988T AT94301988T ATE204996T1 AT E204996 T1 ATE204996 T1 AT E204996T1 AT 94301988 T AT94301988 T AT 94301988T AT 94301988 T AT94301988 T AT 94301988T AT E204996 T1 ATE204996 T1 AT E204996T1
Authority
AT
Austria
Prior art keywords
clock signal
address
burst srams
computer system
asserted
Prior art date
Application number
AT94301988T
Other languages
English (en)
Inventor
Gary W Thome
Michael J Collins
Original Assignee
Compaq Computer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compaq Computer Corp filed Critical Compaq Computer Corp
Application granted granted Critical
Publication of ATE204996T1 publication Critical patent/ATE204996T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Non-Volatile Memory (AREA)
  • Static Random-Access Memory (AREA)
  • Information Transfer Systems (AREA)
AT94301988T 1993-03-22 1994-03-21 Stossbetrieb-sram zur benutzung mit hochgeschwindigkeitstakt ATE204996T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/034,288 US5604884A (en) 1993-03-22 1993-03-22 Burst SRAMS for use with a high speed clock

Publications (1)

Publication Number Publication Date
ATE204996T1 true ATE204996T1 (de) 2001-09-15

Family

ID=21875467

Family Applications (1)

Application Number Title Priority Date Filing Date
AT94301988T ATE204996T1 (de) 1993-03-22 1994-03-21 Stossbetrieb-sram zur benutzung mit hochgeschwindigkeitstakt

Country Status (5)

Country Link
US (2) US5604884A (de)
EP (1) EP0621539B1 (de)
AT (1) ATE204996T1 (de)
CA (1) CA2119200C (de)
DE (1) DE69428071T2 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5848431A (en) * 1995-02-21 1998-12-08 Micron Technology, Inc. Synchronous SRAMs having multiple chip select inputs and a standby chip enable input
US6205514B1 (en) 1995-02-21 2001-03-20 Micron Technology, Inc. Synchronous SRAM having global write enable
US6094703A (en) 1995-02-21 2000-07-25 Micron Technology, Inc. Synchronous SRAM having pipelined memory access enable for a burst of addresses
US5745913A (en) * 1996-08-05 1998-04-28 Exponential Technology, Inc. Multi-processor DRAM controller that prioritizes row-miss requests to stale banks
US6631454B1 (en) * 1996-11-13 2003-10-07 Intel Corporation Processor and data cache with data storage unit and tag hit/miss logic operated at a first and second clock frequencies
US5818794A (en) * 1997-05-16 1998-10-06 Intel Corporation Internally controlled signal system for controlling the operation of a device
US6044432A (en) * 1997-11-12 2000-03-28 Vlsi Technology, Inc. Method and system for latching an address for accessing synchronous random access memory using a single address status signal control line
US6192459B1 (en) 1998-03-23 2001-02-20 Intel Corporation Method and apparatus for retrieving data from a data storage device
US6621761B2 (en) * 2000-05-31 2003-09-16 Advanced Micro Devices, Inc. Burst architecture for a flash memory
US7124281B1 (en) * 2000-09-21 2006-10-17 Freescale Semiconductor, Inc. Processing system having sequential address indicator signals
US6904505B1 (en) * 2000-10-12 2005-06-07 Emulex Design & Manufacturing Corporation Method for determining valid bytes for multiple-byte burst memories
US7072347B2 (en) * 2001-02-23 2006-07-04 International Business Machines Corporation Assignment of packet descriptor field positions in a network processor
DE10255685B3 (de) 2002-11-28 2004-07-29 Infineon Technologies Ag Taktsynchronisationsschaltung
US7383388B2 (en) 2004-06-17 2008-06-03 International Business Machines Corporation Method for storing data
US7430642B2 (en) * 2005-06-10 2008-09-30 Freescale Semiconductor, Inc. System and method for unified cache access using sequential instruction information
EP2323009A1 (de) * 2009-11-13 2011-05-18 SiTel Semiconductor B.V. Elektronische Vorrichtung mit geringerem Energieverbrauch und externer Speicher

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4631659A (en) * 1984-03-08 1986-12-23 Texas Instruments Incorporated Memory interface with automatic delay state
US4618947B1 (en) * 1984-07-26 1998-01-06 Texas Instruments Inc Dynamic memory with improved address counter for serial modes
US5134699A (en) * 1988-06-24 1992-07-28 Advanced Micro Devices, Inc. Programmable burst data transfer apparatus and technique
US5239639A (en) * 1990-11-09 1993-08-24 Intel Corporation Efficient memory controller with an independent clock
US5210845A (en) * 1990-11-28 1993-05-11 Intel Corporation Controller for two-way set associative cache
JP3992757B2 (ja) * 1991-04-23 2007-10-17 テキサス インスツルメンツ インコーポレイテツド マイクロプロセッサと同期するメモリ、及びデータプロセッサ、同期メモリ、周辺装置とシステムクロックを含むシステム

Also Published As

Publication number Publication date
EP0621539A1 (de) 1994-10-26
CA2119200A1 (en) 1994-09-23
DE69428071D1 (de) 2001-10-04
DE69428071T2 (de) 2002-04-25
EP0621539B1 (de) 2001-08-29
US5809549A (en) 1998-09-15
US5604884A (en) 1997-02-18
CA2119200C (en) 1999-01-19

Similar Documents

Publication Publication Date Title
ATE204996T1 (de) Stossbetrieb-sram zur benutzung mit hochgeschwindigkeitstakt
EP0913777A3 (de) Ausgangspuffer für Mikroprozessor
GB2264799A (en) Slow memory refresh in a computer with a limited supply of power
EP0817061A3 (de) Verfahren zur Erhöhung der Datenspeicherungsrate eines Rechnersystems
US6272645B1 (en) Method and control circuit for waking up a computer system from standby mode
EP0285329A3 (en) Dual-port timing controller
JPH0738142B2 (ja) マイクロプロセッサ装置
TW248598B (en) Two clock microprocessor design with stall
DE69127873D1 (de) Speicherzugriffssteuerung
EP0473277A3 (de)
JPS6476346A (en) Disk cache control system
EP0340664A3 (de) Verfahren und Einrichtung zur Speicherung von Tabellendaten mittels eines Anzeigemodus
DE69130689D1 (de) Signalprozessor
JPS57130135A (en) Timing control circuit
KR940018721A (ko) 휴대용 컴퓨터 시스템의 동작 체크회로
JPS55159254A (en) Interruption control system
JPS57212697A (en) Information processor
JPH02100747A (ja) マイクロプロセッサのデータバス駆動方式
JPH0872363A (ja) プリンタユニット
KR940022239A (ko) 고속 디스크 컨트롤용 입출력 처리기
JPS6421527A (en) Printer
JPS57111717A (en) Bus control system
JP2000056740A (ja) 表示装置の省電力化制御方式
JPS5717062A (en) Parity checking system
EP0353307A4 (en) System for controlling pc apparatus