US5513353A
(en)
*
|
1987-09-30 |
1996-04-30 |
Kabushiki Kaisha Toshiba |
Cache control system which permanently inhibits local but not global parameter data writes to main memory
|
US5055999A
(en)
*
|
1987-12-22 |
1991-10-08 |
Kendall Square Research Corporation |
Multiprocessor digital data processing system
|
US5822578A
(en)
*
|
1987-12-22 |
1998-10-13 |
Sun Microsystems, Inc. |
System for inserting instructions into processor instruction stream in order to perform interrupt processing
|
US5282201A
(en)
*
|
1987-12-22 |
1994-01-25 |
Kendall Square Research Corporation |
Dynamic packet routing network
|
US5251308A
(en)
*
|
1987-12-22 |
1993-10-05 |
Kendall Square Research Corporation |
Shared memory multiprocessor with data hiding and post-store
|
US5761413A
(en)
*
|
1987-12-22 |
1998-06-02 |
Sun Microsystems, Inc. |
Fault containment system for multiprocessor with shared memory
|
US5136691A
(en)
*
|
1988-01-20 |
1992-08-04 |
Advanced Micro Devices, Inc. |
Methods and apparatus for caching interlock variables in an integrated cache memory
|
EP0325421B1
(en)
*
|
1988-01-20 |
1994-08-10 |
Advanced Micro Devices, Inc. |
Organization of an integrated cache unit for flexible usage in supporting multiprocessor operations
|
ATE138212T1
(de)
*
|
1988-01-20 |
1996-06-15 |
Advanced Micro Devices Inc |
Integrierte cachespeichereinheit
|
JPH01217530A
(ja)
*
|
1988-02-26 |
1989-08-31 |
Hitachi Ltd |
キヤツシユメモリ
|
JP2818415B2
(ja)
*
|
1988-05-18 |
1998-10-30 |
日本電気株式会社 |
バッファ記憶装置
|
GB8814077D0
(en)
*
|
1988-06-14 |
1988-07-20 |
Int Computers Ltd |
Data memory system
|
JP2776841B2
(ja)
*
|
1988-09-28 |
1998-07-16 |
株式会社日立製作所 |
ディスク制御装置におけるディスクアクセス制御方法
|
US5193166A
(en)
*
|
1989-04-21 |
1993-03-09 |
Bell-Northern Research Ltd. |
Cache-memory architecture comprising a single address tag for each cache memory
|
JPH0348951A
(ja)
*
|
1989-07-18 |
1991-03-01 |
Fujitsu Ltd |
アドレスモニタ装置
|
JP2509344B2
(ja)
*
|
1989-09-19 |
1996-06-19 |
富士通株式会社 |
デ―タ処理装置
|
US5265227A
(en)
*
|
1989-11-14 |
1993-11-23 |
Intel Corporation |
Parallel protection checking in an address translation look-aside buffer
|
JP2826857B2
(ja)
*
|
1989-12-13 |
1998-11-18 |
株式会社日立製作所 |
キャッシュ制御方法および制御装置
|
JPH03188546A
(ja)
*
|
1989-12-18 |
1991-08-16 |
Fujitsu Ltd |
バスインターフェイス制御方式
|
EP0435475B1
(en)
*
|
1989-12-22 |
1996-02-07 |
Digital Equipment Corporation |
High-performance frame buffer and cache memory system
|
JP2820752B2
(ja)
*
|
1990-01-19 |
1998-11-05 |
日本電信電話株式会社 |
密結合マルチプロセッサシステムにおけるキャッシュメモリ一致制御方法
|
US5307471A
(en)
*
|
1990-01-31 |
1994-04-26 |
Nec Corporation |
Memory controller for sub-memory unit such as disk drives
|
US5226143A
(en)
*
|
1990-03-14 |
1993-07-06 |
International Business Machines Corporation |
Multiprocessor system includes operating system for notifying only those cache managers who are holders of shared locks on a designated page by global lock manager
|
DE69129872T2
(de)
*
|
1990-03-27 |
1999-03-04 |
Philips Electronics Nv |
Datenverarbeitungssystem mit einem leistungsverbessernden Befehlscachespeicher
|
US5197139A
(en)
*
|
1990-04-05 |
1993-03-23 |
International Business Machines Corporation |
Cache management for multi-processor systems utilizing bulk cross-invalidate
|
US5261067A
(en)
*
|
1990-04-17 |
1993-11-09 |
North American Philips Corp. |
Method and apparatus for providing synchronized data cache operation for processors in a parallel processing system
|
US5611070A
(en)
*
|
1990-05-10 |
1997-03-11 |
Heidelberger; Philip |
Methods and apparatus for performing a write/load cache protocol
|
US5193167A
(en)
*
|
1990-06-29 |
1993-03-09 |
Digital Equipment Corporation |
Ensuring data integrity by locked-load and conditional-store operations in a multiprocessor system
|
US5276833A
(en)
*
|
1990-07-02 |
1994-01-04 |
Chips And Technologies, Inc. |
Data cache management system with test mode using index registers and CAS disable and posted write disable
|
US5835945A
(en)
*
|
1990-08-06 |
1998-11-10 |
Ncr Corporation |
Memory system with write buffer, prefetch and internal caches
|
US5530941A
(en)
*
|
1990-08-06 |
1996-06-25 |
Ncr Corporation |
System and method for prefetching data from a main computer memory into a cache memory
|
GB9019023D0
(en)
*
|
1990-08-31 |
1990-10-17 |
Ncr Co |
Work station having multiplexing and burst mode capabilities
|
US5295259A
(en)
*
|
1991-02-05 |
1994-03-15 |
Advanced Micro Devices, Inc. |
Data cache and method for handling memory errors during copy-back
|
US5293603A
(en)
*
|
1991-06-04 |
1994-03-08 |
Intel Corporation |
Cache subsystem for microprocessor based computer system with synchronous and asynchronous data path
|
US5228134A
(en)
*
|
1991-06-04 |
1993-07-13 |
Intel Corporation |
Cache memory integrated circuit for use with a synchronous central processor bus and an asynchronous memory bus
|
US5193180A
(en)
*
|
1991-06-21 |
1993-03-09 |
Pure Software Inc. |
System for modifying relocatable object code files to monitor accesses to dynamically allocated memory
|
US5396604A
(en)
*
|
1991-07-12 |
1995-03-07 |
Hewlett-Packard Company |
System and method for reducing the penalty associated with data cache misses
|
GB9118312D0
(en)
*
|
1991-08-24 |
1991-10-09 |
Motorola Inc |
Real time cache implemented by dual purpose on-chip memory
|
CA2078312A1
(en)
|
1991-09-20 |
1993-03-21 |
Mark A. Kaufman |
Digital data processor with improved paging
|
US5313647A
(en)
*
|
1991-09-20 |
1994-05-17 |
Kendall Square Research Corporation |
Digital data processor with improved checkpointing and forking
|
CA2078310A1
(en)
*
|
1991-09-20 |
1993-03-21 |
Mark A. Kaufman |
Digital processor with distributed memory system
|
GB2260429B
(en)
*
|
1991-10-11 |
1995-05-24 |
Intel Corp |
Versatile cache memory
|
US5301298A
(en)
*
|
1991-10-11 |
1994-04-05 |
Intel Corporation |
Processor for multiple cache coherent protocols
|
US5802548A
(en)
*
|
1991-10-25 |
1998-09-01 |
Chips And Technologies, Inc. |
Software programmable edge delay for SRAM write enable signals on dual purpose cache controllers
|
US5875464A
(en)
*
|
1991-12-10 |
1999-02-23 |
International Business Machines Corporation |
Computer system with private and shared partitions in cache
|
US5367653A
(en)
*
|
1991-12-26 |
1994-11-22 |
International Business Machines Corporation |
Reconfigurable multi-way associative cache memory
|
US5423016A
(en)
*
|
1992-02-24 |
1995-06-06 |
Unisys Corporation |
Block buffer for instruction/operand caches
|
US5555382A
(en)
*
|
1992-04-24 |
1996-09-10 |
Digital Equipment Corporation |
Intelligent snoopy bus arbiter
|
EP0568231B1
(en)
*
|
1992-04-29 |
1999-03-10 |
Sun Microsystems, Inc. |
Methods and apparatus for providing multiple outstanding operations in a cache consistent multiple processor computer system
|
US5809531A
(en)
*
|
1992-09-21 |
1998-09-15 |
Intel Corporation |
Computer system for executing programs using an internal cache without accessing external RAM
|
GB2271202B
(en)
*
|
1992-10-01 |
1995-12-13 |
Digital Equipment Int |
Dynamic non-coherent cache memory resizing mechanism
|
EP0597729A1
(en)
*
|
1992-11-13 |
1994-05-18 |
Cyrix Corporation |
Method of allowing write-back caching in a write-through environment
|
US5664149A
(en)
*
|
1992-11-13 |
1997-09-02 |
Cyrix Corporation |
Coherency for write-back cache in a system designed for write-through cache using an export/invalidate protocol
|
US6356989B1
(en)
*
|
1992-12-21 |
2002-03-12 |
Intel Corporation |
Translation lookaside buffer (TLB) arrangement wherein the TLB contents retained for a task as swapped out and reloaded when a task is rescheduled
|
US5465342A
(en)
*
|
1992-12-22 |
1995-11-07 |
International Business Machines Corporation |
Dynamically adaptive set associativity for cache memories
|
US5455924A
(en)
*
|
1993-02-09 |
1995-10-03 |
Intel Corporation |
Apparatus and method for partial execution blocking of instructions following a data cache miss
|
US5809525A
(en)
*
|
1993-09-17 |
1998-09-15 |
International Business Machines Corporation |
Multi-level computer cache system providing plural cache controllers associated with memory address ranges and having cache directories
|
GB2282248B
(en)
*
|
1993-09-27 |
1997-10-15 |
Advanced Risc Mach Ltd |
Data memory
|
US5835934A
(en)
*
|
1993-10-12 |
1998-11-10 |
Texas Instruments Incorporated |
Method and apparatus of low power cache operation with a tag hit enablement
|
GB2284911A
(en)
*
|
1993-12-16 |
1995-06-21 |
Plessey Semiconductors Ltd |
Flexible lock-down cache.
|
US5832534A
(en)
*
|
1994-01-04 |
1998-11-03 |
Intel Corporation |
Method and apparatus for maintaining cache coherency using a single controller for multiple cache memories
|
KR970010368B1
(ko)
*
|
1994-01-18 |
1997-06-25 |
삼성전자 주식회사 |
캐시라인 리프레이스장치 및 방법
|
US5603007A
(en)
*
|
1994-03-14 |
1997-02-11 |
Apple Computer, Inc. |
Methods and apparatus for controlling back-to-back burst reads in a cache system
|
US5577226A
(en)
*
|
1994-05-06 |
1996-11-19 |
Eec Systems, Inc. |
Method and system for coherently caching I/O devices across a network
|
US5539895A
(en)
*
|
1994-05-12 |
1996-07-23 |
International Business Machines Corporation |
Hierarchical computer cache system
|
US5604889A
(en)
*
|
1994-06-15 |
1997-02-18 |
Texas Instruments Incorporated |
Memory management system for checkpointed logic simulator with increased locality of data
|
US5613125A
(en)
*
|
1994-06-17 |
1997-03-18 |
Motorola, Inc. |
Method and system for selectively defining hardware parameters in an executable operating system program
|
US5784590A
(en)
*
|
1994-06-29 |
1998-07-21 |
Exponential Technology, Inc. |
Slave cache having sub-line valid bits updated by a master cache
|
US5692152A
(en)
*
|
1994-06-29 |
1997-11-25 |
Exponential Technology, Inc. |
Master-slave cache system with de-coupled data and tag pipelines and loop-back
|
KR100391727B1
(ko)
*
|
1994-11-09 |
2003-11-01 |
소니 일렉트로닉스 인코포레이티드 |
메모리시스템및메모리억세싱방법
|
US6509927B1
(en)
*
|
1994-12-16 |
2003-01-21 |
Hyundai Electronics America Inc. |
Programmably addressable image sensor
|
US5603005A
(en)
*
|
1994-12-27 |
1997-02-11 |
Unisys Corporation |
Cache coherency scheme for XBAR storage structure with delayed invalidates until associated write request is executed
|
US5717942A
(en)
*
|
1994-12-27 |
1998-02-10 |
Unisys Corporation |
Reset for independent partitions within a computer system
|
US6223255B1
(en)
*
|
1995-02-03 |
2001-04-24 |
Lucent Technologies |
Microprocessor with an instruction level reconfigurable n-way cache
|
US5694567A
(en)
*
|
1995-02-09 |
1997-12-02 |
Integrated Device Technology, Inc. |
Direct-mapped cache with cache locking allowing expanded contiguous memory storage by swapping one or more tag bits with one or more index bits
|
US5652915A
(en)
*
|
1995-02-21 |
1997-07-29 |
Northern Telecom Limited |
System for controlling mode of operation of a data cache based on storing the DMA state of blocks by setting the DMA state to stall
|
US5701313A
(en)
*
|
1995-02-24 |
1997-12-23 |
Unisys Corporation |
Method and apparatus for removing soft errors from a memory
|
US5511164A
(en)
*
|
1995-03-01 |
1996-04-23 |
Unisys Corporation |
Method and apparatus for determining the source and nature of an error within a computer system
|
US6412045B1
(en)
*
|
1995-05-23 |
2002-06-25 |
Lsi Logic Corporation |
Method for transferring data from a host computer to a storage media using selectable caching strategies
|
US5699548A
(en)
*
|
1995-06-01 |
1997-12-16 |
Intel Corporation |
Method and apparatus for selecting a mode for updating external memory
|
US5761709A
(en)
*
|
1995-06-05 |
1998-06-02 |
Advanced Micro Devices, Inc. |
Write cache for servicing write requests within a predetermined address range
|
JP3451595B2
(ja)
*
|
1995-06-07 |
2003-09-29 |
インターナショナル・ビジネス・マシーンズ・コーポレーション |
二つの別個の命令セット・アーキテクチャへの拡張をサポートすることができるアーキテクチャ・モード制御を備えたマイクロプロセッサ
|
US5815648A
(en)
*
|
1995-11-14 |
1998-09-29 |
Eccs, Inc. |
Apparatus and method for changing the cache mode dynamically in a storage array system
|
US5724533A
(en)
*
|
1995-11-17 |
1998-03-03 |
Unisys Corporation |
High performance instruction data path
|
US5793941A
(en)
*
|
1995-12-04 |
1998-08-11 |
Advanced Micro Devices, Inc. |
On-chip primary cache testing circuit and test method
|
US5774682A
(en)
*
|
1995-12-11 |
1998-06-30 |
International Business Machines Corporation |
System for concurrent cache data access by maintaining and selectively merging multiple ranked part copies
|
US5778428A
(en)
*
|
1995-12-22 |
1998-07-07 |
International Business Machines Corporation |
Programmable high performance mode for multi-way associative cache/memory designs
|
US5781923A
(en)
*
|
1996-05-28 |
1998-07-14 |
Hewlett-Packard Company |
Adding a field to the cache tag in a computer system to indicate byte ordering
|
US5734849A
(en)
*
|
1996-07-01 |
1998-03-31 |
Sun Microsystems, Inc. |
Dual bus memory transactions using address bus for data transfer
|
US5915262A
(en)
*
|
1996-07-22 |
1999-06-22 |
Advanced Micro Devices, Inc. |
Cache system and method using tagged cache lines for matching cache strategy to I/O application
|
US5867699A
(en)
*
|
1996-07-25 |
1999-02-02 |
Unisys Corporation |
Instruction flow control for an instruction processor
|
US6167486A
(en)
*
|
1996-11-18 |
2000-12-26 |
Nec Electronics, Inc. |
Parallel access virtual channel memory system with cacheable channels
|
US5822759A
(en)
*
|
1996-11-22 |
1998-10-13 |
Versant Object Technology |
Cache system
|
US6202125B1
(en)
|
1996-11-25 |
2001-03-13 |
Intel Corporation |
Processor-cache protocol using simple commands to implement a range of cache configurations
|
US6279098B1
(en)
|
1996-12-16 |
2001-08-21 |
Unisys Corporation |
Method of and apparatus for serial dynamic system partitioning
|
US5875201A
(en)
*
|
1996-12-30 |
1999-02-23 |
Unisys Corporation |
Second level cache having instruction cache parity error control
|
US5960455A
(en)
*
|
1996-12-30 |
1999-09-28 |
Unisys Corporation |
Scalable cross bar type storage controller
|
US5970253A
(en)
*
|
1997-01-09 |
1999-10-19 |
Unisys Corporation |
Priority logic for selecting and stacking data
|
US5822766A
(en)
*
|
1997-01-09 |
1998-10-13 |
Unisys Corporation |
Main memory interface for high speed data transfer
|
US5860093A
(en)
*
|
1997-01-21 |
1999-01-12 |
Unisys Corporation |
Reduced instruction processor/storage controller interface
|
US6058456A
(en)
*
|
1997-04-14 |
2000-05-02 |
International Business Machines Corporation |
Software-managed programmable unified/split caching mechanism for instructions and data
|
US6026470A
(en)
*
|
1997-04-14 |
2000-02-15 |
International Business Machines Corporation |
Software-managed programmable associativity caching mechanism monitoring cache misses to selectively implement multiple associativity levels
|
US5974507A
(en)
*
|
1997-04-14 |
1999-10-26 |
International Business Machines Corporation |
Optimizing a cache eviction mechanism by selectively introducing different levels of randomness into a replacement algorithm
|
US6061755A
(en)
*
|
1997-04-14 |
2000-05-09 |
International Business Machines Corporation |
Method of layering cache and architectural specific functions to promote operation symmetry
|
US6061762A
(en)
*
|
1997-04-14 |
2000-05-09 |
International Business Machines Corporation |
Apparatus and method for separately layering cache and architectural specific functions in different operational controllers
|
US5978888A
(en)
*
|
1997-04-14 |
1999-11-02 |
International Business Machines Corporation |
Hardware-managed programmable associativity caching mechanism monitoring cache misses to selectively implement multiple associativity levels
|
US6209072B1
(en)
|
1997-05-06 |
2001-03-27 |
Intel Corporation |
Source synchronous interface between master and slave using a deskew latch
|
US6175899B1
(en)
*
|
1997-05-19 |
2001-01-16 |
International Business Machines Corporation |
Method for providing virtual atomicity in multi processor environment having access to multilevel caches
|
US6678790B1
(en)
*
|
1997-06-09 |
2004-01-13 |
Hewlett-Packard Development Company, L.P. |
Microprocessor chip having a memory that is reconfigurable to function as on-chip main memory or an on-chip cache
|
US6223256B1
(en)
*
|
1997-07-22 |
2001-04-24 |
Hewlett-Packard Company |
Computer cache memory with classes and dynamic selection of replacement algorithms
|
US6092159A
(en)
*
|
1998-05-05 |
2000-07-18 |
Lsi Logic Corporation |
Implementation of configurable on-chip fast memory using the data cache RAM
|
US6240490B1
(en)
|
1998-07-20 |
2001-05-29 |
International Business Machines Corporation |
Comprehensive multilevel cache preloading mechanism in a multiprocessing simulation environment
|
US6560677B1
(en)
|
1999-05-04 |
2003-05-06 |
International Business Machines Corporation |
Methods, cache memories, systems and computer program products for storing transient, normal, and locked entries in an associative cache memory
|
US6282617B1
(en)
*
|
1999-10-01 |
2001-08-28 |
Sun Microsystems, Inc. |
Multiple variable cache replacement policy
|
US6708254B2
(en)
|
1999-11-10 |
2004-03-16 |
Nec Electronics America, Inc. |
Parallel access virtual channel memory system
|
US6732234B1
(en)
*
|
2000-08-07 |
2004-05-04 |
Broadcom Corporation |
Direct access mode for a cache
|
US6848024B1
(en)
|
2000-08-07 |
2005-01-25 |
Broadcom Corporation |
Programmably disabling one or more cache entries
|
US6748492B1
(en)
*
|
2000-08-07 |
2004-06-08 |
Broadcom Corporation |
Deterministic setting of replacement policy in a cache through way selection
|
US6633969B1
(en)
|
2000-08-11 |
2003-10-14 |
Lsi Logic Corporation |
Instruction translation system and method achieving single-cycle translation of variable-length MIPS16 instructions
|
US6857049B1
(en)
|
2000-08-30 |
2005-02-15 |
Unisys Corporation |
Method for managing flushes with the cache
|
US7069391B1
(en)
|
2000-08-30 |
2006-06-27 |
Unisys Corporation |
Method for improved first level cache coherency
|
US6928517B1
(en)
|
2000-08-30 |
2005-08-09 |
Unisys Corporation |
Method for avoiding delays during snoop requests
|
US6697925B1
(en)
|
2000-12-22 |
2004-02-24 |
Unisys Corporation |
Use of a cache ownership mechanism to synchronize multiple dayclocks
|
US6748495B2
(en)
|
2001-05-15 |
2004-06-08 |
Broadcom Corporation |
Random generator
|
US6516387B1
(en)
*
|
2001-07-30 |
2003-02-04 |
Lsi Logic Corporation |
Set-associative cache having a configurable split and unified mode
|
US6785775B1
(en)
|
2002-03-19 |
2004-08-31 |
Unisys Corporation |
Use of a cache coherency mechanism as a doorbell indicator for input/output hardware queues
|
US6877046B2
(en)
*
|
2002-03-29 |
2005-04-05 |
International Business Machines Corporation |
Method and apparatus for memory with embedded processor
|
US7266587B2
(en)
|
2002-05-15 |
2007-09-04 |
Broadcom Corporation |
System having interfaces, switch, and memory bridge for CC-NUMA operation
|
US6961877B2
(en)
|
2002-07-19 |
2005-11-01 |
Qlogic Corporation |
System and method for in-line error correction for storage systems
|
US6961807B1
(en)
|
2002-08-27 |
2005-11-01 |
Cypress Semiconductor Corporation |
Device, system and method for an integrated circuit adaptable for use in computing systems of differing memory requirements
|
US6978349B1
(en)
*
|
2003-01-09 |
2005-12-20 |
Hewlett-Packard Development Company, L.P. |
Adaptive cache memory management
|
US7848332B2
(en)
*
|
2004-11-15 |
2010-12-07 |
Cisco Technology, Inc. |
Method and apparatus for classifying a network protocol and aligning a network protocol header relative to cache line boundary
|
US7752354B2
(en)
*
|
2005-02-11 |
2010-07-06 |
International Business Machines Corporation |
Auxiliary mechanism to manage instruction restart and restart coming in a lookahead processor
|
US7406568B2
(en)
*
|
2005-06-20 |
2008-07-29 |
Intel Corporation |
Buffer allocation for split data messages
|
US8458404B1
(en)
*
|
2008-08-14 |
2013-06-04 |
Marvell International Ltd. |
Programmable cache access protocol to optimize power consumption and performance
|
US8839025B2
(en)
*
|
2011-09-30 |
2014-09-16 |
Oracle International Corporation |
Systems and methods for retiring and unretiring cache lines
|
US9176856B2
(en)
*
|
2013-07-08 |
2015-11-03 |
Arm Limited |
Data store and method of allocating data to the data store
|
US10282302B2
(en)
*
|
2016-06-30 |
2019-05-07 |
Hewlett Packard Enterprise Development Lp |
Programmable memory-side cache management for different applications
|
GB2560336B
(en)
*
|
2017-03-07 |
2020-05-06 |
Imagination Tech Ltd |
Address generators for verifying integrated circuit hardware designs for cache memory
|