AR244897A1 - Aparato controlado por instruccion para determinar cual pagina reemplazar para ingresar una pagina nueva en una memoria principal de una disposicion procesadora de datos. - Google Patents

Aparato controlado por instruccion para determinar cual pagina reemplazar para ingresar una pagina nueva en una memoria principal de una disposicion procesadora de datos.

Info

Publication number
AR244897A1
AR244897A1 AR87307722A AR30772287A AR244897A1 AR 244897 A1 AR244897 A1 AR 244897A1 AR 87307722 A AR87307722 A AR 87307722A AR 30772287 A AR30772287 A AR 30772287A AR 244897 A1 AR244897 A1 AR 244897A1
Authority
AR
Argentina
Prior art keywords
page
replace
determining
data
processing device
Prior art date
Application number
AR87307722A
Other languages
English (en)
Spanish (es)
Original Assignee
Honeywell Bull
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Bull filed Critical Honeywell Bull
Application granted granted Critical
Publication of AR244897A1 publication Critical patent/AR244897A1/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/123—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list
    • G06F12/125—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list being generated by decoding an array or storage
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
AR87307722A 1986-05-30 1987-05-29 Aparato controlado por instruccion para determinar cual pagina reemplazar para ingresar una pagina nueva en una memoria principal de una disposicion procesadora de datos. AR244897A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/869,146 US4833603A (en) 1986-05-30 1986-05-30 Apparatus and method for implementation of a page frame replacement algorithm in a data processing system having virtual memory addressing

Publications (1)

Publication Number Publication Date
AR244897A1 true AR244897A1 (es) 1993-11-30

Family

ID=25353012

Family Applications (1)

Application Number Title Priority Date Filing Date
AR87307722A AR244897A1 (es) 1986-05-30 1987-05-29 Aparato controlado por instruccion para determinar cual pagina reemplazar para ingresar una pagina nueva en una memoria principal de una disposicion procesadora de datos.

Country Status (19)

Country Link
US (1) US4833603A (instruction)
EP (1) EP0250876B1 (instruction)
KR (1) KR930009092B1 (instruction)
CN (1) CN1010715B (instruction)
AR (1) AR244897A1 (instruction)
AT (1) ATE100613T1 (instruction)
AU (1) AU597666B2 (instruction)
BR (1) BR8702715A (instruction)
CA (1) CA1284390C (instruction)
DE (1) DE3788824T2 (instruction)
DK (1) DK276887A (instruction)
ES (1) ES2049721T3 (instruction)
FI (1) FI90805C (instruction)
IL (1) IL82681A0 (instruction)
IN (1) IN167131B (instruction)
MX (1) MX171149B (instruction)
NO (1) NO174311C (instruction)
PH (1) PH25271A (instruction)
YU (1) YU99187A (instruction)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2778786B2 (ja) * 1990-03-02 1998-07-23 富士通株式会社 データ更新・復元処理方式
US5386538A (en) * 1991-04-30 1995-01-31 Texas Instruments Incorporated Data cache access for signal processing systems
US5740448A (en) * 1995-07-07 1998-04-14 Sun Microsystems, Inc. Method and apparatus for exclusive access to shared data structures through index referenced buffers
US6763424B2 (en) 2001-01-19 2004-07-13 Sandisk Corporation Partial block data programming and reading operations in a non-volatile memory
US6782464B2 (en) 2001-07-17 2004-08-24 International Business Machines Corporation Mapping a logical address to a plurality on non-logical addresses
US7242682B1 (en) 2002-10-09 2007-07-10 Storage Technology Corporation Hardware frame modifier apparatus and method for storage virtualization

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1548401A (en) * 1975-10-08 1979-07-11 Plessey Co Ltd Data processing memory space allocation and deallocation arrangements
US4084230A (en) * 1976-11-29 1978-04-11 International Business Machines Corporation Hybrid semiconductor memory with on-chip associative page addressing, page replacement and control
WO1984002784A1 (en) * 1982-12-30 1984-07-19 Ibm Virtual memory address translation mechanism with controlled data persistence

Also Published As

Publication number Publication date
BR8702715A (pt) 1988-03-01
AU597666B2 (en) 1990-06-07
CA1284390C (en) 1991-05-21
FI872396A7 (fi) 1987-12-01
NO872263L (no) 1987-12-01
NO174311B (no) 1994-01-03
DE3788824D1 (de) 1994-03-03
FI90805B (fi) 1993-12-15
DE3788824T2 (de) 1994-07-14
IL82681A0 (en) 1987-11-30
NO872263D0 (no) 1987-05-29
PH25271A (en) 1991-03-27
DK276887A (da) 1987-12-01
EP0250876A3 (en) 1990-04-25
ES2049721T3 (es) 1994-05-01
FI90805C (fi) 1994-03-25
DK276887D0 (da) 1987-05-29
MX171149B (es) 1993-10-05
FI872396A0 (fi) 1987-05-29
AU7369387A (en) 1987-12-03
EP0250876B1 (en) 1994-01-19
EP0250876A2 (en) 1988-01-07
CN87104487A (zh) 1988-02-17
KR870011534A (ko) 1987-12-24
NO174311C (no) 1994-04-13
ATE100613T1 (de) 1994-02-15
YU99187A (en) 1990-06-30
IN167131B (instruction) 1990-09-01
KR930009092B1 (ko) 1993-09-22
CN1010715B (zh) 1990-12-05
US4833603A (en) 1989-05-23

Similar Documents

Publication Publication Date Title
EP0138219A3 (en) Memory card
DE3380322D1 (en) Computer memory
JPS57198590A (en) Memory device
DE3279517D1 (en) Computer memory system
EP0233649A3 (en) Ic-incorporated memory card
EP0140752A3 (en) Memory subsystem
GB2143509B (en) Ticket reading device
DE3278377D1 (en) Memory device
DE3278591D1 (en) Memory device
DE3278868D1 (en) Memory device
GB2217083B (en) Card reading apparatus
EP0257891A3 (en) Read only memory device
GB8305089D0 (en) Apparatus to communicate information in borehole
EP0273642A3 (en) Apparatus for reading data from memory
AR244897A1 (es) Aparato controlado por instruccion para determinar cual pagina reemplazar para ingresar una pagina nueva en una memoria principal de una disposicion procesadora de datos.
EP0207504A3 (en) Computer memory apparatus
GB8704693D0 (en) Write technique for memory
EP0119002A3 (en) Semiconducteur memory device
GB2217066B (en) Data processing apparatus with page mode memory
ZA864834B (en) Computer memory apparatus
GB2152018B (en) Card dealing device
DE3379124D1 (en) Cache memory apparatus for computer
GB2121987B (en) Data reading device
GB2162209B (en) Reading device for dobbys
GB2137382B (en) Computer memories