JPS556623A - Doubling method for memory content of auxiliary memory unit - Google Patents

Doubling method for memory content of auxiliary memory unit

Info

Publication number
JPS556623A
JPS556623A JP7875578A JP7875578A JPS556623A JP S556623 A JPS556623 A JP S556623A JP 7875578 A JP7875578 A JP 7875578A JP 7875578 A JP7875578 A JP 7875578A JP S556623 A JPS556623 A JP S556623A
Authority
JP
Japan
Prior art keywords
computer
unit
auxiliary memory
memory
auxiliary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7875578A
Other languages
Japanese (ja)
Inventor
Shin Yoshino
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP7875578A priority Critical patent/JPS556623A/en
Publication of JPS556623A publication Critical patent/JPS556623A/en
Pending legal-status Critical Current

Links

Landscapes

  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Abstract

PURPOSE: To double the memory of an auxilialy memory unit without influencing a computer in online process by reading data from the auxiliary memory unit, which is mormally operating, by a computer in a stand-by mode when one auxiliary memory unit recovers from a fault.
CONSTITUTION: Processing computer 1 put to work is made on-line with peripheral apparatus 30 by way of two auxiliary memory units 2 and 3 and bus change-over module 5, and computer 6, on the other hand, is in a stand-by mode because of computer 1. Here, working variable data are transferred and written at every cycle from main memory 7 of computer 1 to variable data parts 8 and 9 of auxiliary memory units at the same time and working fixed data, on the other hand, are read from fixed data part 23 of unit 3 in a mormal operation state by using main memory 10 of computer 6, when unit 2, for example, recovers from a fault, and then written to fixed data part 22 of unit 2 after the recovery, so that the memories of auxiliary memory units can be doubled without influencing the computer in the on-line mode.
COPYRIGHT: (C)1980,JPO&Japio
JP7875578A 1978-06-30 1978-06-30 Doubling method for memory content of auxiliary memory unit Pending JPS556623A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7875578A JPS556623A (en) 1978-06-30 1978-06-30 Doubling method for memory content of auxiliary memory unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7875578A JPS556623A (en) 1978-06-30 1978-06-30 Doubling method for memory content of auxiliary memory unit

Publications (1)

Publication Number Publication Date
JPS556623A true JPS556623A (en) 1980-01-18

Family

ID=13670707

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7875578A Pending JPS556623A (en) 1978-06-30 1978-06-30 Doubling method for memory content of auxiliary memory unit

Country Status (1)

Country Link
JP (1) JPS556623A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006221628A (en) * 2005-02-09 2006-08-24 Internatl Business Mach Corp <Ibm> Method, system and product for replicating and restoring metadata

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4829619A (en) * 1971-08-21 1973-04-19
JPS5125803A (en) * 1974-08-28 1976-03-03 Taisuke Kitagawa KUKIDODAIYAFURAMUHONPU NO BARUPUSOCHI

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4829619A (en) * 1971-08-21 1973-04-19
JPS5125803A (en) * 1974-08-28 1976-03-03 Taisuke Kitagawa KUKIDODAIYAFURAMUHONPU NO BARUPUSOCHI

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006221628A (en) * 2005-02-09 2006-08-24 Internatl Business Mach Corp <Ibm> Method, system and product for replicating and restoring metadata
US7987158B2 (en) 2005-02-09 2011-07-26 International Business Machines Corporation Method, system and article of manufacture for metadata replication and restoration

Similar Documents

Publication Publication Date Title
JPS5539933A (en) Process control device
JPS55105897A (en) Memory device
GB2281986B (en) Data processing reset
CA2062771A1 (en) Information processing system emulation apparatus and method
JPS54107645A (en) Information processor
JPS556623A (en) Doubling method for memory content of auxiliary memory unit
JPS55118157A (en) Program tracing system
JPS5613573A (en) Memory control system
JPS5580893A (en) Memory device
JPS5557959A (en) On-line recovery control system
JPS5324743A (en) Bus selector for electronic computer
JPS55113200A (en) Checking method for ic memory
JPS5580895A (en) Memory system
JPS5657111A (en) Sequence controller
JPS5549073A (en) Memory unit
JPS55154660A (en) Table forming method by electronic computer
JPS54127624A (en) Electronic apparatus
JPS55131853A (en) Control method for multiple-system electronic computer
JPS5591034A (en) Fault detection system
JPS5563455A (en) Memory system
JPS54117645A (en) Buffer memory control system
JPS5528182A (en) Information processing unit
JPS5679353A (en) Memory bus data transfer method of multiprocessor
JPS55134481A (en) Form data processing system
JPS575143A (en) Communicating method of multimicroprocessor system