ZA200808522B - High-speed data compression based on set associative cache mapping techniques - Google Patents

High-speed data compression based on set associative cache mapping techniques

Info

Publication number
ZA200808522B
ZA200808522B ZA200808522A ZA200808522A ZA200808522B ZA 200808522 B ZA200808522 B ZA 200808522B ZA 200808522 A ZA200808522 A ZA 200808522A ZA 200808522 A ZA200808522 A ZA 200808522A ZA 200808522 B ZA200808522 B ZA 200808522B
Authority
ZA
South Africa
Prior art keywords
speed data
data compression
set associative
associative cache
mapping techniques
Prior art date
Application number
ZA200808522A
Other languages
English (en)
Inventor
Paris Luis
Original Assignee
Univ Mississippi
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Mississippi filed Critical Univ Mississippi
Publication of ZA200808522B publication Critical patent/ZA200808522B/xx

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3084Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction using adaptive string matching, e.g. the Lempel-Ziv method
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12Replacement control
    • G06F12/121Replacement control using replacement algorithms
    • G06F12/123Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3084Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction using adaptive string matching, e.g. the Lempel-Ziv method
    • H03M7/3088Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction using adaptive string matching, e.g. the Lempel-Ziv method employing the use of a dictionary, e.g. LZ78
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/40Specific encoding of data in memory or cache
    • G06F2212/401Compressed data

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Memory System (AREA)
ZA200808522A 2006-03-24 2008-10-07 High-speed data compression based on set associative cache mapping techniques ZA200808522B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US78557206P 2006-03-24 2006-03-24

Publications (1)

Publication Number Publication Date
ZA200808522B true ZA200808522B (en) 2009-08-26

Family

ID=38541725

Family Applications (1)

Application Number Title Priority Date Filing Date
ZA200808522A ZA200808522B (en) 2006-03-24 2008-10-07 High-speed data compression based on set associative cache mapping techniques

Country Status (10)

Country Link
US (1) US7436330B2 (es)
EP (1) EP2005594A4 (es)
JP (1) JP2009531976A (es)
KR (1) KR20090021149A (es)
CN (1) CN101449462A (es)
AU (1) AU2007230901B2 (es)
CA (1) CA2647259A1 (es)
MX (1) MX2008012216A (es)
WO (1) WO2007112083A2 (es)
ZA (1) ZA200808522B (es)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8085171B2 (en) * 2006-03-24 2011-12-27 University Of Mississippi High-speed data compression based on set associative cache mapping techniques
US7834784B1 (en) * 2007-01-18 2010-11-16 Cisco Technology, Inc. Data redundancy elimination mechanism including fast lookup of data patterns exhibiting spatial locality
US8918588B2 (en) * 2009-04-07 2014-12-23 International Business Machines Corporation Maintaining a cache of blocks from a plurality of data streams
US8098247B2 (en) * 2009-09-24 2012-01-17 Crucs Holdings, Llc Systems and methods for geometric data compression and encryption
US9378560B2 (en) * 2011-06-17 2016-06-28 Advanced Micro Devices, Inc. Real time on-chip texture decompression using shader processors
KR101956031B1 (ko) * 2012-10-15 2019-03-11 삼성전자 주식회사 데이터 압축 장치 및 방법, 데이터 압축 장치를 포함하는 메모리 시스템
US8886926B2 (en) 2012-11-07 2014-11-11 Centri Technology, Inc. Single-pass data compression and encryption
US9467294B2 (en) * 2013-02-01 2016-10-11 Symbolic Io Corporation Methods and systems for storing and retrieving data
US8804814B1 (en) 2013-06-04 2014-08-12 Centri Technology, Inc. Seeding of a workspace to optimize codec operations
US9483199B1 (en) * 2014-08-18 2016-11-01 Permabit Technology Corporation Data deduplication using multiple devices
US9537504B1 (en) * 2015-09-25 2017-01-03 Intel Corporation Heterogeneous compression architecture for optimized compression ratio
JP6834327B2 (ja) * 2016-10-06 2021-02-24 富士通株式会社 符号化プログラム、符号化装置および符号化方法
US10713750B2 (en) * 2017-04-01 2020-07-14 Intel Corporation Cache replacement mechanism
CN111384962B (zh) * 2018-12-28 2022-08-09 上海寒武纪信息科技有限公司 数据压缩解压装置和数据压缩方法
CN111384963B (zh) * 2018-12-28 2022-07-12 上海寒武纪信息科技有限公司 数据压缩解压装置和数据解压方法
US10936825B1 (en) 2019-07-19 2021-03-02 Clrv Technologies, Llc Methods and apparatus to improve disambiguation and interpretation in automated text analysis using transducers applied on a structured language space
CN111614359B (zh) * 2020-06-02 2023-04-11 同济大学 使用点预测和常现位置数组的数据编码方法和解码方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3675211A (en) * 1970-09-08 1972-07-04 Ibm Data compaction using modified variable-length coding
JP2796590B2 (ja) * 1991-08-07 1998-09-10 三菱電機株式会社 メモリ装置及びそれを使用したデータ処理装置
US5450562A (en) * 1992-10-19 1995-09-12 Hewlett-Packard Company Cache-based data compression/decompression
JPH08223428A (ja) * 1995-02-10 1996-08-30 Fuji Xerox Co Ltd 画像データ圧縮装置および画像データ伸長装置
US7064489B2 (en) * 2000-09-28 2006-06-20 Roke Manor Research Limited Huffman data compression method
US6657565B2 (en) * 2002-03-21 2003-12-02 International Business Machines Corporation Method and system for improving lossless compression efficiency
GB0210604D0 (en) * 2002-05-09 2002-06-19 Ibm Method and arrangement for data compression
US6941442B2 (en) * 2002-08-02 2005-09-06 Arm Limited Entry lockdown within a translation lookaside buffer mechanism
US7177985B1 (en) * 2003-05-30 2007-02-13 Mips Technologies, Inc. Microprocessor with improved data stream prefetching
EP1676368A4 (en) * 2003-10-17 2008-10-08 Pacbyte Software Pty Ltd DATA COMPRESSION SYSTEM AND METHOD
US7464242B2 (en) * 2005-02-03 2008-12-09 International Business Machines Corporation Method of load/store dependencies detection with dynamically changing address length
US7180433B1 (en) * 2005-09-22 2007-02-20 Tandberg Storage Asa Fast data compression and decompression system and method
US7849241B2 (en) * 2006-03-23 2010-12-07 International Business Machines Corporation Memory compression method and apparatus for heterogeneous processor architectures in an information handling system

Also Published As

Publication number Publication date
EP2005594A2 (en) 2008-12-24
US20080122665A1 (en) 2008-05-29
JP2009531976A (ja) 2009-09-03
WO2007112083A2 (en) 2007-10-04
CA2647259A1 (en) 2007-10-04
CN101449462A (zh) 2009-06-03
EP2005594A4 (en) 2010-10-20
KR20090021149A (ko) 2009-02-27
WO2007112083A3 (en) 2008-07-24
US7436330B2 (en) 2008-10-14
AU2007230901B2 (en) 2010-12-16
AU2007230901A1 (en) 2007-10-04
MX2008012216A (es) 2008-12-10

Similar Documents

Publication Publication Date Title
ZA200808522B (en) High-speed data compression based on set associative cache mapping techniques
EP2353081A4 (en) MANAGEMENT OF CACHE DATA AND METADATA
EP2329360A4 (en) DATA AND METADATA MANAGEMENT OF CACHE MEMORY
GB2459662B (en) Secure data cache
GB2460602B (en) Data processing device with low-power cache access mode
EP1872197A4 (en) LOCAL ANTEMEMOIRE FOR VIGNETTES
EP2115593A4 (en) HIERARCHICAL AND UNCHANGED CONTENT-ADDRESSABLE MEMORY PROCESSOR
IL190977A0 (en) Caching memory attribute indicators with cached memory data
GB2470878B (en) Adaptive cache organization for chip multiprocessors
HK1136369A1 (zh) 利用外部主機獲取元數據
GB2455457B (en) Data cache virtual hint way prediction, and applications thereof
EP2266043B8 (en) Cache optimzation
BR112012008967A8 (pt) "gerenciamento de cache de dados intitulados"
GB0619524D0 (en) Buffer management
EP2062143A4 (en) PROBABILISTIC TECHNIQUE FOR COHERENCE CONTROL OF CACHE INPUTS
GB0603552D0 (en) Cache management within a data processing apparatus
GB201214187D0 (en) Technique to share information among different cache coherency domians
EP2002343A4 (en) COOPERATION OF MULTIPLE INTERMEDIATE STORES FOR RESPONSE INTERMEDIATE STORAGE
GB0603463D0 (en) Accessing information
GB0722707D0 (en) Cache memory
TWI372981B (en) Computer readable media for dynamic fragment mapping
GB2445118B (en) Hierarchical data storage
GB201000641D0 (en) Cache memory having configurable associativity
IL197007A0 (en) Cache structure
GB0819679D0 (en) Data storage