WO2024021537A1 - 失调电压校准电路及校准方法 - Google Patents
失调电压校准电路及校准方法 Download PDFInfo
- Publication number
- WO2024021537A1 WO2024021537A1 PCT/CN2023/072063 CN2023072063W WO2024021537A1 WO 2024021537 A1 WO2024021537 A1 WO 2024021537A1 CN 2023072063 W CN2023072063 W CN 2023072063W WO 2024021537 A1 WO2024021537 A1 WO 2024021537A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- switch
- offset voltage
- comparator
- stage amplifier
- amplifier
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- 230000000875 corresponding effect Effects 0.000 description 16
- 238000010586 diagram Methods 0.000 description 6
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/30—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters
Definitions
- the present application relates to voltage calibration technology, such as offset voltage calibration circuits and calibration methods.
- Amplifiers are devices that amplify the voltage or power of input signals and are widely used in many fields.
- the offset voltage represents the matching degree of the differential amplifier. If there is a problem with the offset voltage, it will affect the normal operation of the amplifier.
- Offset voltage calibration method When calibrating the offset voltage of a multi-stage amplifier, a multimeter is required to read the offset voltage information, and then the information read by the multimeter is used for calibration. This method takes a long time and affects the calibration efficiency.
- This application provides an offset voltage calibration circuit and calibration method to improve calibration efficiency.
- this application provides an offset voltage calibration circuit, including:
- the gating switch includes a plurality of switches connected correspondingly to the output terminal of each amplifier in the multi-stage amplifier, and the offset voltage at the output terminal is transmitted to the gating switch;
- a comparator electrically connected to the strobe switch, the comparator is configured to input the offset voltage of the multi-stage amplifier through the strobe switch, and output a high level or a low level according to the offset voltage;
- the controller is electrically connected to the strobe switch and is configured to receive the control instruction and control the on/off of each switch in the strobe switch according to the control instruction to calibrate the offset voltage through the comparator.
- this application provides an offset voltage calibration method.
- the offset voltage calibration method is executed by the controller as described in the first aspect, including:
- each switch in the strobe switch is controlled according to the control command to calibrate the offset voltage through the comparator.
- Figure 1 is a schematic structural diagram of an offset voltage calibration circuit provided in Embodiment 1 of the present application.
- Figure 2 is a schematic diagram illustrating changes in a comparator output level and offset voltage register value provided in Embodiment 1 of the present application;
- Figure 3 is a schematic structural diagram of an offset voltage calibration circuit provided in Embodiment 2 of the present application.
- FIG. 4 is a flow chart of an offset voltage calibration method provided in Embodiment 3 of the present application.
- FIG. 1 is a schematic structural diagram of an offset voltage calibration circuit provided in Embodiment 1 of the present application.
- the offset voltage calibration circuit includes: a multi-stage amplifier 10 , a gate switch 20 , a comparator 30 and a controller 40 .
- the gate switch 20 includes a plurality of switches connected correspondingly to the output end of each stage amplifier in the multi-stage amplifier 10, and the offset voltage at the output end is transmitted to the gate switch 20;
- the comparator 30 is electrically connected to the gate switch 20, and the comparator 30 sets In order to input the offset voltage of the multi-stage amplifier 10 through the strobe switch 20 and output a high level or a low level according to the offset voltage;
- the controller 40 is electrically connected to the strobe switch 20 and is configured to receive the control instruction and output the control instruction according to the control instruction. The on and off of each switch in the strobe switch 20 is controlled to calibrate the offset voltage through the comparator 30 .
- the multi-stage amplifier 10 is an n-stage amplifier (the first-stage amplifier 1, the second-stage amplifier 2, the third-stage amplifier 3 to the n-th stage amplifier n, n is greater than 3), then the strobe switch 20 includes and Each amplifier stage in the n-stage amplifier corresponds to a plurality of switches, wherein each amplifier stage corresponds to at least one switch.
- the controller 40 is also electrically connected to the comparator 30 and each register of the multi-stage amplifier 10.
- the controller 30 controls the on and off of each switch in the strobe switch 20 according to the control instructions, and adjusts the offset according to the level output by the comparator 30. Calibrate the voltage.
- the controller 40 When the controller 40 receives the control instruction that the multi-stage amplifier 10 needs to be calibrated, the controller 40 performs step-by-step calibration on the multi-stage amplifier 10.
- the controller 40 sequentially controls the strobe switch 20 and each amplifier stage in the multi-stage amplifier 10.
- the corresponding switch is turned on, for example, the switch corresponding to the first stage amplifier 1 in the multi-stage amplifier 10 is controlled to be turned on, and other switches are turned off, and the offset voltage of the first stage amplifier 1 is calibrated.
- the controller 40 After the controller 40 performs offset voltage calibration on the first-stage amplifier 1, it controls the corresponding switch of the second-stage amplifier 2 to be turned on and other switches to turn off, and then performs offset voltage calibration in sequence.
- the controller 40 controls the switch corresponding to the first-stage amplifier to be turned on, if there is an imbalance in the two differential outputs of the first-stage amplifier 1, such as The voltage of the non-inverting output terminal of 1 is 1.5V, and the voltage of the inverting output terminal is 1.7V, which corresponds to different voltages transmitted to the two input terminals of the comparator 30 .
- the voltage input to the non-inverting input terminal of the comparator 30 is 1.5V
- the voltage input to the inverting input terminal is 1.5V
- the input voltage is 1.7V, that is, when the voltage input to the non-inverting input terminal is less than the voltage input to the inverting input terminal, the level output by the comparator 30 is low level.
- the low level of the control offset voltage register value is the value of the register corresponding to the non-inverting output terminal of the first-stage amplifier 1 at this time plus 1 (the value of the register can be preset plus or minus 1, corresponding to the offset voltage plus or minus the preset value, such as Offset voltage plus 0.1V), then the voltage of the non-inverting output terminal of the first stage amplifier 1 plus 0.1V is 1.6V.
- the output level of the comparator 30 is still low level, and the controller 40 continues to control the above register Add 1 to the value of The output of device 30 undergoes a voltage jump. Exemplarily, FIG.
- FIG. 2 is a schematic diagram of changes in a comparator output level and offset voltage register value provided in Embodiment 1 of the present application.
- the output level of the comparator 30 jumps, and the controller 40 changes according to the output level.
- the flat jump can determine that the offset voltage calibration of the first-stage amplifier 1 is completed at this time, and the calibration is performed step by step until the calibration of each amplifier stage is completed, thereby realizing the offset voltage calibration of the multi-stage amplifier 10 .
- the offset voltage calibration circuit includes: a multi-stage amplifier; a gate switch, including a plurality of switches connected correspondingly to the output end of each amplifier in the multi-stage amplifier, and the offset voltage at the output end is transmitted to the gate switch; comparison The comparator is electrically connected to the strobe switch, and the comparator is set to input the offset voltage of the multi-stage amplifier through the strobe switch, and outputs a high level or a low level according to the offset voltage; the controller is electrically connected to the strobe switch, and is set to In order to receive the control command and control the on and off of each switch in the strobe switch according to the control command, the offset voltage is calibrated through the comparator.
- the controller controls the on and off of each switch in the strobe switch, and the offset voltage is calibrated through the comparator, which avoids the long calibration time caused by reading the offset voltage information and recalibrating the multimeter. long, slower problem, thus improving calibration efficiency.
- FIG. 3 is a schematic structural diagram of an offset voltage calibration circuit provided in Embodiment 2 of the present application. This embodiment is based on the first embodiment.
- the multi-stage amplifier 10 is an n-stage amplifier, and the number of switches of the gate switch 20 is greater than or equal to n.
- n is a positive integer greater than or equal to 2
- the number of switches of the strobe switch 20 can be greater than or equal to 2n
- the n-stage amplifier can correspond to 2n switches.
- the two outputs of each stage amplifier pass through the corresponding two switches are transmitted to the two input terminals of the comparator 30.
- the number of switches of the gating switch 20 is greater than n, and the gating switch 20 includes at least one switch configured to be connected to the independent amplifier m to perform offset voltage calibration on the independent amplifier m.
- the controller 40 when the controller 40 receives the control instruction that the independent amplifier m needs to be calibrated, it controls the switch corresponding to the independent amplifier m to be turned on, and the independent amplifier m passes the corresponding The switch transmits the voltage to the comparator 30, and the controller 40 adjusts the register of the independent amplifier m according to the output of the comparator 30 to calibrate the offset voltage of the independent amplifier m.
- the strobe switch 20 further includes at least one switch configured to transmit a preset reference voltage, so that the preset reference voltage is input to the comparator.
- the preset reference voltage may be input to the comparator 30 when calibrating the independent amplifier m, or may be input to the comparator 30 when calibrating the multi-stage amplifier 10 .
- the preset reference voltage can be adjusted to 2V.
- the controller 40 receives the control instruction that the independent amplifier m needs to be calibrated, it controls the switch corresponding to the independent amplifier m and the switch set to transmit the preset reference voltage to be turned on.
- the output voltage of the independent amplifier m can be transmitted to one of the comparators 30
- the input terminal is a non-inverting input terminal, and the preset reference voltage can be transmitted to another input terminal of the comparator 30 , such as an inverting input terminal.
- the controller 40 controls the addition or subtraction of the register value of the independent amplifier m according to the output of the comparator 30 until the offset voltage is calibrated to the value of the preset reference voltage, that is, the voltage value that needs to be calibrated.
- the process can refer to the one-to-many embodiment described above.
- the calibration process of the first-stage amplifier 10 will not be described in detail here.
- the controller 40 receives a control instruction that requires the preset reference voltage to be used to calibrate the multi-stage amplifier 10, the switch set to transmit the preset reference voltage and electrically connected to an input end of the comparator 30 is turned on, And control the switch corresponding to the first-stage amplifier electrically connected to the other input end of the comparator 30 to conduct, to calibrate the first-stage amplifier.
- the strobe switch 20 may include two switches configured to transmit the preset reference voltage, and the two switches are electrically connected to the two input terminals of the comparator 30 respectively.
- the controller 40 receives the control instruction that the comparator 30 itself needs to perform offset voltage calibration, it controls the above two switches to be turned on, and the preset reference voltage is transmitted to the two input terminals of the comparator 30. Since the comparator 30 itself has calibration problems , therefore, the actual magnitudes of the voltages input from the two input terminals of the comparator 30 to the interior of the comparator 30 are different.
- the controller 40 controls the addition and subtraction of the value of the register corresponding to the comparator 30 according to the output of the comparator 30 to realize the comparison. calibration of the device 30. For the calibration process, reference may be made to the calibration process of the multi-stage amplifier 10 in the above embodiment, which will not be described again.
- the offset voltage calibration circuit further includes a multimeter 50 , and the multimeter 50 is electrically connected to the input end of the comparator 30 .
- the multimeter 50 can detect the voltages transmitted to the two input terminals of the comparator 30 to re-confirm the voltage transmitted to the comparator 30 to prevent input problems of the comparator 30 from being discovered in time and affecting the offset voltage calibration.
- the multi-stage amplifier 10, the strobe switch 20, the comparator 30 and the controller 40 are all integrated on the same chip. This arrangement allows the offset voltage calibration circuit to be integrated, and the offset voltage calibration problem can be solved inside the chip, eliminating the need for external structures, and the calibration speed is fast and accurate.
- the controller controls the on and off of each switch in the strobe switch, and the offset voltage is calibrated through the comparator, which avoids the need for a multimeter to read the offset voltage information and recalibrate it.
- the problem of long calibration time and slow speed brought about by accuracy can improve the calibration efficiency.
- the strobe switch includes at least one switch configured to be connected to the independent amplifier, and the independent amplifier can be voltage calibrated through the controller and the comparator.
- Figure 4 is a flow chart of an offset voltage calibration method provided in Embodiment 3 of the present application. This embodiment can be applied to offset voltage calibration of amplifiers, etc. This method can be executed by the controller described in any embodiment of the present application. The method includes the following steps:
- Step 110 Receive control instructions.
- Step 120 Control the on and off of each switch in the strobe switch according to the control instruction to calibrate the offset voltage through the comparator.
- the switch in the gate switch corresponding to the output terminal of the k-th amplifier is controlled to be turned on, and the switch in the k-th amplifier is turned on.
- the output end of each amplifier stage before the stage amplifier is turned off corresponding to the connected switch, so as to calibrate the offset voltage of the k-th stage amplifier through the comparator.
- the offset voltage input to the comparator is adjusted in real time, and when the output of the comparator jumps, it is determined that the offset voltage has been calibrated.
- the offset voltage calibration sequence of a multi-stage amplifier is a step-by-step calibration starting from the first amplifier in the multi-stage amplifier.
- the calibration process may refer to the calibration process of the multi-stage amplifier in the above embodiment, and will not be described again.
- the offset voltage calibration method provided in this embodiment has the same concept as the offset voltage calibration circuit provided in any embodiment of this application, and has corresponding effects.
- the offset voltage calibration circuit provided in any embodiment of this application please refer to the offset voltage calibration circuit provided in any embodiment of this application. Voltage calibration circuit.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
本申请提供了一种失调电压校准电路及校准方法。该电路包括:多级放大器;选通开关,包括与多级放大器中每级放大器的输出端对应连接的多个开关,输出端的失调电压传输至选通开关;比较器,与选通开关电连接,比较器设置为通过选通开关被输入多级放大器的失调电压,并根据失调电压输出高电平或低电平;控制器,与选通开关电连接,设置为接收控制指令,并根据控制指令控制选通开关中每个开关的通断,以通过比较器对失调电压进行校准。
Description
本申请要求在2022年07月29日提交中国专利局、申请号为202210907270.5的中国专利申请的优先权,该申请的全部内容通过引用结合在本申请中。
本申请涉及电压校准技术,例如涉及失调电压校准电路及校准方法。
放大器作为将输入信号的电压或功率进行放大的器件,在很多领域有着广泛应用。对于放大器,失调电压表征差分放大器的本级匹配程度,若失调电压存在问题,则会影响放大器的正常工作。
失调电压校准方式,通常在对多级放大器进行失调电压校准时,需要万用表读取失调电压信息,再由万用表读取的信息去校准,这种方式花费的时间较长,影响校准效率。
发明内容
本申请提供了一种失调电压校准电路及校准方法,以提高校准效率。
第一方面,本申请提供了一种失调电压校准电路,包括:
多级放大器;
选通开关,包括与多级放大器中每级放大器的输出端对应连接的多个开关,输出端的失调电压传输至选通开关;
比较器,与选通开关电连接,比较器设置为通过选通开关被输入多级放大器的失调电压,并根据失调电压输出高电平或低电平;
控制器,与选通开关电连接,设置为接收控制指令,并根据控制指令控制选通开关中每个开关的通断,以通过比较器对失调电压进行校准。
第二方面,本申请提供了一种失调电压校准方法,失调电压校准方法由如第一方面所述的控制器执行,包括:
接收控制指令;
根据控制指令控制选通开关中每个开关的通断,以通过比较器对失调电压进行校准。
图1是本申请实施例一提供的一种失调电压校准电路的结构示意图;
图2是本申请实施例一提供的一种比较器输出电平和失调电压寄存器值变化的示意图;
图3是本申请实施例二提供的一种失调电压校准电路的结构示意图;
图4是本申请实施例三提供的一种失调电压校准方法的流程图。
下面结合附图和实施例对本申请进行说明。此处所描述的具体实施例仅仅用于解释本申请。为了便于描述,附图中仅示出了与本申请相关的部分。
实施例一
图1是本申请实施例一提供的一种失调电压校准电路的结构示意图。参考图1,失调电压校准电路包括:多级放大器10、选通开关20、比较器30和控制器40。
选通开关20包括与多级放大器10中每级放大器的输出端对应连接的多个开关,输出端的失调电压传输至选通开关20;比较器30与选通开关20电连接,比较器30设置为通过选通开关20被输入多级放大器10的失调电压,并根据失调电压输出高电平或低电平;控制器40与选通开关20电连接,设置为接收控制指令,并根据控制指令控制选通开关20中每个开关的通断,以通过比较器30对失调电压进行校准。
示例性地,多级放大器10为n级放大器(第一级放大器1、第二级放大器2、第三级放大器3至第n级放大器n,n大于3),则选通开关20中包括与n级放大器中每级放大器对应的多个开关,其中每级放大器可对应至少一个开关。控制器40还与比较器30以及多级放大器10的每个寄存器电连接,控制器30根据控制指令控制选通开关20中每个开关的通断,并根据比较器30输出的电平对失调电压进行校准。当控制器40接收到多级放大器10需要进行校准的控制指令时,控制器40对多级放大器10进行逐级校准,控制器40依次控制选通开关20中与多级放大器10中每级放大器对应的开关导通,如控制多级放大器10中的第一级放大器1对应的开关导通,其它开关断开,对第一级放大器1进行失调电压校准。控制器40对第一级放大器1进行失调电压校准后,控制第二级放大器2对应的开关导通,其它开关断开,依次进行失调电压校准。以多级放大器10中的第一级放大器1为例,当控制器40控制第一级放大器对应的开关导通时,若第一级放大器1的两路差分输出存在失调,如第一级放大器1的正相输出端的电压为1.5V,反相输出端的电压为1.7V,则对应传输至比较器30的两个输入端的电压大小不同。当比较
器30的两个输入端即比较器30的正相输入端和反相输入端被输入的电压大小不同时,如比较器30的正相输入端被输入的电压为1.5V,反相输入端被输入的电压为1.7V,即正相输入端被输入的电压小于反相输入端被输入的电压时,比较器30输出的电平为低电平,此时控制器40根据比较器30输出的低电平,控制失调电压寄存器值即此时的第一级放大器1的正相输出端对应的寄存器的值加1(可以预设寄存器的值加减1对应失调电压加减预设值如失调电压加0.1V),则第一级放大器1的正相输出端的电压加0.1V即为1.6V,此时比较器30的输出电平仍为低电平,则控制器40继续控制上述寄存器的值加1,此时第一级放大器1的正相输出端的电压为1.7V,第一级放大器1的两路差分输出相同表示校准完成,比较器30的两个输入端的电压大小相同,比较器30的输出发生电压跳变。示例性地,图2是本申请实施例一提供的一种比较器输出电平和失调电压寄存器值变化的示意图,参考图2,比较器30的输出电平发生跳变,控制器40根据输出电平跳变可确定此时第一级放大器1的失调电压校准完成,以此逐级校准,直至完成每级放大器的校准,从而实现多级放大器10的失调电压校准。
本实施例提供的失调电压校准电路,包括:多级放大器;选通开关,包括与多级放大器中每级放大器的输出端对应连接的多个开关,输出端的失调电压传输至选通开关;比较器,与选通开关电连接,比较器设置为通过选通开关被输入多级放大器的失调电压,并根据失调电压输出高电平或低电平;控制器,与选通开关电连接,设置为接收控制指令,并根据控制指令控制选通开关中每个开关的通断,以通过比较器对失调电压进行校准。本实施例提供的失调电压校准电路,由控制器控制选通开关中每个开关的通断,通过比较器对失调电压进行校准,避免了万用表读取失调电压信息再校准带来的校准时间较长,速度较慢的问题,从而提高校准效率。
实施例二
图3是本申请实施例二提供的一种失调电压校准电路的结构示意图。本实施例建立在实施例一的基础上,多级放大器10为n级放大器,选通开关20的开关数量大于或者等于n。
一实施例中,n为大于或等于2的正整数,选通开关20的开关数量可以大于或等于2n,n级放大器可对应2n个开关,如每级放大器的两路输出分别通过对应的两个开关传输至比较器30的两个输入端。
一实施例中,选通开关20的开关数量大于n,选通开关20包括至少一个设置为与独立放大器m连接的开关,以对独立放大器m进行失调电压校准。
一实施例中,独立放大器m若存在失调电压需要校准的问题,当控制器40接收到独立放大器m需要进行校准的控制指令时,控制独立放大器m对应的开关导通,独立放大器m通过对应的开关传输电压至比较器30,控制器40根据比较器30的输出调节独立放大器m的寄存器,以对独立放大器m的失调电压进行校准。
一实施例中,选通开关20还包括至少一个设置为传输预设基准电压的开关,以使预设基准电压输入比较器。
一实施例中,预设基准电压可在校准独立放大器m时输入比较器30,也可在对多级放大器10进行校准时输入比较器30。例如,独立放大器m的失调电压需要校准至2V,则预设基准电压可以调为2V。控制器40接收到独立放大器m需要进行校准的控制指令时,控制独立放大器m对应的开关以及设置为传输预设基准电压的开关导通,独立放大器m的输出电压可传输至比较器30的一个输入端如正相输入端,预设基准电压可传输至比较器30的另一个输入端如反相输入端。控制器40根据比较器30的输出控制独立放大器m的寄存器的值加或减,直到将失调电压校准至预设基准电压的值即需要校准到的电压值,过程可参考上述实施例一对多级放大器10的校准过程,在此不再赘述。同理,在控制器40接收到需要使用预设基准电压校准多级放大器10的控制指令时,控制设置为传输预设基准电压的,与比较器30的一个输入端电连接的开关导通,并控制与比较器30的另一输入端电连接的对应第一级放大器的开关导通,对第一级放大器进行校准。
另外,选通开关20可包括两个设置为传输预设基准电压的开关,这两个开关分别与比较器30的两个输入端电连接。控制器40接收到比较器30本身需要进行失调电压校准的控制指令时,控制上述两个开关导通,预设基准电压传输至比较器30的两个输入端,由于比较器30本身存在校准问题,因此,比较器30的两个输入端输入至比较器30内部的电压实际大小不同,此时控制器40根据比较器30的输出控制比较器30对应的寄存器的值加减,以实现对比较器30的校准。校准过程可参考上述实施例一对多级放大器10的校准过程,在此不再赘述。
一实施例中,失调电压校准电路还包括万用表50,万用表50与比较器30的输入端电连接。其中,万用表50可检测传输至比较器30的两个输入端的电压大小,以对传输至比较器30的电压进行再次确认,防止比较器30的输入出现问题而无法及时发现,影响失调电压校准。
一实施例中,多级放大器10、选通开关20、比较器30和控制器40均集成在同一芯片。这样设置,可使失调电压校准电路集成化,在芯片内部即可解决失调电压校准问题,省去外部结构,校准速度快精度高。
本实施例提供的失调电压校准电路,由控制器控制选通开关中每个开关的通断,通过比较器对失调电压进行校准,避免了万用表读取失调电压信息再校
准带来的校准时间较长,速度较慢的问题,从而提高校准效率。并且,选通开关包括至少一个设置为与独立放大器连接的开关,可通过控制器和比较器对独立放大器进行电压校准。
实施例三
图4是本申请实施例三提供的一种失调电压校准方法的流程图,本实施例可适用于对放大器进行失调电压校准等方面,该方法可以由本申请任意实施例所述的控制器执行,该方法包括如下步骤:
步骤110、接收控制指令。
步骤120、根据控制指令控制选通开关中每个开关的通断,以通过比较器对失调电压进行校准。
一实施例中,若控制指令为校准多级放大器中第k级放大器的失调电压对应的指令,则控制选通开关中与第k级放大器的输出端对应连接的开关导通,以及在第k级放大器之前的每级放大器的输出端对应连接的开关关断,以通过比较器对第k级放大器的失调电压进行校准。实时调整输入所述比较器的失调电压,在所述比较器的输出发生跳变的情况下,确定所述失调电压完成校准。多级放大器的失调电压校准顺序是由多级放大器中第一级放大器开始逐级校准。校准过程可参考上述实施例一对多级放大器的校准过程,在此不再赘述。
本实施例提供的失调电压校准方法与本申请任意实施例提供的失调电压校准电路属于相同的构思,具备相应的效果,未在本实施例详尽的技术细节详见本申请任意实施例提供的失调电压校准电路。
Claims (10)
- 一种失调电压校准电路,包括:多级放大器;选通开关,包括与所述多级放大器中每级放大器的输出端对应连接的多个开关,所述输出端的失调电压传输至所述选通开关;比较器,与所述选通开关电连接,所述比较器设置为通过所述选通开关被输入所述多级放大器的失调电压,并根据所述失调电压输出高电平或低电平;控制器,与所述选通开关电连接,设置为接收控制指令,并根据所述控制指令控制所述选通开关中每个开关的通断,以通过所述比较器对所述失调电压进行校准。
- 根据权利要求1所述的电路,其中,所述多级放大器为n级放大器,所述选通开关的开关数量大于或者等于n。
- 根据权利要求2所述的电路,其中,所述选通开关的开关数量大于n,所述选通开关包括至少一个设置为与独立放大器连接的开关,以对所述独立放大器进行失调电压校准。
- 根据权利要求1所述的电路,其中,所述选通开关还包括至少一个设置为传输预设基准电压的开关,以使所述预设基准电压输入所述比较器。
- 根据权利要求1所述的电路,还包括万用表,所述万用表与所述比较器的输入端电连接。
- 根据权利要求1所述的电路,其中,所述多级放大器、所述选通开关、所述比较器和所述控制器均集成在同一芯片。
- 一种失调电压校准方法,由权利要求1-6任一所述的控制器执行,包括:接收控制指令;根据所述控制指令控制所述选通开关中每个开关的通断,以通过所述比较器对所述失调电压进行校准。
- 根据权利要求7所述的方法,其中,所述根据所述控制指令控制所述选通开关中每个开关的通断,包括:在所述控制指令为校准所述多级放大器中第k级放大器的失调电压对应的指令的情况下,控制所述选通开关中与所述第k级放大器的输出端对应连接的开关导通,以及在所述第k级放大器之前的每级放大器的输出端对应连接的开关关断,以通过所述比较器对所述第k级放大器的失调电压进行校准。
- 根据权利要求7所述的方法,其中,所述通过所述比较器对所述失调电 压进行校准,包括:实时调整输入所述比较器的失调电压,在所述比较器的输出发生跳变的情况下,确定所述失调电压完成校准。
- 根据权利要求7所述的方法,其中,所述多级放大器的失调电压校准顺序是由所述多级放大器中第一级放大器开始逐级校准。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210907270.5 | 2022-07-29 | ||
CN202210907270.5A CN115189657A (zh) | 2022-07-29 | 2022-07-29 | 一种失调电压校准电路及校准方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2024021537A1 true WO2024021537A1 (zh) | 2024-02-01 |
Family
ID=83520688
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2023/072063 WO2024021537A1 (zh) | 2022-07-29 | 2023-01-13 | 失调电压校准电路及校准方法 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN115189657A (zh) |
WO (1) | WO2024021537A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115189657A (zh) * | 2022-07-29 | 2022-10-14 | 普源精电科技股份有限公司 | 一种失调电压校准电路及校准方法 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6429697B1 (en) * | 1999-10-05 | 2002-08-06 | Analog Devices, Inc. | Multi-stage, low-offset, fast-recovery, comparator system and method |
CN101083451A (zh) * | 2006-05-31 | 2007-12-05 | 中国科学院微电子研究所 | 一种数字自动校准运放失调电压电路及其方法 |
US20080048773A1 (en) * | 2006-08-23 | 2008-02-28 | Amr Fahim | Method and apparatus for dc offset cancellation in amplifiers |
US20090058524A1 (en) * | 2007-09-03 | 2009-03-05 | Samsung Electro-Mechanics Co., Ltd. | Received signal strength indicator self-calibrating gain of limiter |
CN208299759U (zh) * | 2018-07-04 | 2018-12-28 | 珠海市一微半导体有限公司 | 一种放大器输入失调电压的自动校正电路 |
CN115189657A (zh) * | 2022-07-29 | 2022-10-14 | 普源精电科技股份有限公司 | 一种失调电压校准电路及校准方法 |
-
2022
- 2022-07-29 CN CN202210907270.5A patent/CN115189657A/zh active Pending
-
2023
- 2023-01-13 WO PCT/CN2023/072063 patent/WO2024021537A1/zh unknown
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6429697B1 (en) * | 1999-10-05 | 2002-08-06 | Analog Devices, Inc. | Multi-stage, low-offset, fast-recovery, comparator system and method |
CN101083451A (zh) * | 2006-05-31 | 2007-12-05 | 中国科学院微电子研究所 | 一种数字自动校准运放失调电压电路及其方法 |
US20080048773A1 (en) * | 2006-08-23 | 2008-02-28 | Amr Fahim | Method and apparatus for dc offset cancellation in amplifiers |
US20090058524A1 (en) * | 2007-09-03 | 2009-03-05 | Samsung Electro-Mechanics Co., Ltd. | Received signal strength indicator self-calibrating gain of limiter |
CN208299759U (zh) * | 2018-07-04 | 2018-12-28 | 珠海市一微半导体有限公司 | 一种放大器输入失调电压的自动校正电路 |
CN115189657A (zh) * | 2022-07-29 | 2022-10-14 | 普源精电科技股份有限公司 | 一种失调电压校准电路及校准方法 |
Also Published As
Publication number | Publication date |
---|---|
CN115189657A (zh) | 2022-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2024021537A1 (zh) | 失调电压校准电路及校准方法 | |
JP4381993B2 (ja) | 校正可能なアナログ/デジタル変換器及び関連方法 | |
US7924088B1 (en) | Offset voltage calibration method and apparatus and amplifier thereof | |
US8253470B2 (en) | Offset calibration for amplifiers | |
US20070035342A1 (en) | Differential amplifier offset voltage minimization independently from common mode voltage adjustment | |
WO2023061309A1 (zh) | 一种运算放大电路失调电压的校准方法、装置及系统 | |
CN109660254B (zh) | 一种用于数模转换器的电阻校准设备及方法 | |
US20150092510A1 (en) | Method and Apparatus for Amplifier Offset Calibration | |
US9496012B2 (en) | Method and apparatus for reference voltage calibration in a single-ended receiver | |
US20170070373A1 (en) | Slicer apparatus and calibration method thereof | |
US7541953B2 (en) | Self-calibrating current source arrays | |
US6131074A (en) | Apparatus for calibrating a programmable comparator | |
JP2006242936A (ja) | ソース測定回路 | |
US10530381B2 (en) | Operational amplifier with switchable candidate capacitors | |
US9413568B2 (en) | Method and apparatus for calibrating an input interface | |
CN107490438B (zh) | 传感器电路及其使用方法 | |
US20180131328A1 (en) | Operational amplifier and method for reducing offset voltage of operational amplifier | |
JP2010028445A (ja) | 電流ドライバ回路 | |
CN115734422A (zh) | 开关控制电路、偏置电流产生电路、led驱动电路及方法 | |
CN113848370A (zh) | Mos管输出电流测量电路 | |
CN114826206B (zh) | 一种移相器相位校准电路及其校准方法 | |
US9817034B2 (en) | Measuring device | |
CN112532247B (zh) | 非同步循序渐进式暂存器模拟至数字转换器 | |
CN117978167B (zh) | 一种多运放的轮转校准方法、校准电路和多通道驱动系统 | |
CN112600521B (zh) | 用于放大器失调电压修调的开关电路、修调电路和放大器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 23844756 Country of ref document: EP Kind code of ref document: A1 |