WO2022222444A1 - 起始信号提供模组、方法和拼接显示装置 - Google Patents

起始信号提供模组、方法和拼接显示装置 Download PDF

Info

Publication number
WO2022222444A1
WO2022222444A1 PCT/CN2021/130336 CN2021130336W WO2022222444A1 WO 2022222444 A1 WO2022222444 A1 WO 2022222444A1 CN 2021130336 W CN2021130336 W CN 2021130336W WO 2022222444 A1 WO2022222444 A1 WO 2022222444A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
circuit
display panel
output terminal
scan drive
Prior art date
Application number
PCT/CN2021/130336
Other languages
English (en)
French (fr)
Inventor
杨华玲
刘丽娜
祝文秀
Original Assignee
京东方科技集团股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司 filed Critical 京东方科技集团股份有限公司
Publication of WO2022222444A1 publication Critical patent/WO2022222444A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/02—Composition of display devices
    • G09G2300/026—Video wall, i.e. juxtaposition of a plurality of screens to create a display screen of bigger dimensions
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/04—Display device controller operating with a plurality of display units

Definitions

  • the present disclosure relates to the field of display technology, and in particular, to a start signal providing module, method and splicing display device.
  • a related splicing display device includes a plurality of display panels, one display panel corresponds to a display driver integrated circuit and a flexible circuit board, and there may be display asynchrony between different display panels, resulting in loss of image quality.
  • an embodiment of the present disclosure provides a start signal providing module, which is applied to a tiled display device, and the tiled display device includes at least two display panels; the display panels include a gate driving circuit; the The scan drive circuit includes a plurality of cascaded scan drive units; the start signal providing module includes a detection circuit, a plurality of signal generation circuits and a plurality of enable circuits; the signal generation circuit corresponds to the display panel, and the The enabling circuit corresponds to the display panel and the signal generating circuit respectively;
  • the signal generation circuit is configured to generate and provide a feedback signal to the detection circuit when the last-stage scan drive signal output terminal of the scan drive circuit in the corresponding display panel outputs a valid scan drive signal;
  • the detection circuit is electrically connected to the plurality of signal generation circuits and is configured to provide an enable control signal corresponding to the at least two signal generation circuits based on the feedback signals from the at least two signal generation circuits the enabling circuit;
  • the enable circuit is configured to, when receiving the enable control signal, control to provide a start signal to the scan driving circuit included in the corresponding display panel.
  • the signal generation circuit includes an indication signal output terminal, and the signal generation circuit is respectively connected with the first-level scan drive signal output terminal of the scan drive circuit in the corresponding display panel and the scan drive circuit in the corresponding display panel.
  • the last stage of the scan drive signal output terminal is electrically connected to control the output of the first voltage signal through the corresponding indicator signal output terminal when the first stage scan drive signal output terminal outputs an effective scan drive signal.
  • the control outputs a second voltage signal through the corresponding indication signal output terminal; the feedback signal is the second voltage signal;
  • the detection circuit includes an enable control signal output terminal, and the detection circuit is respectively electrically connected to the indication signal output terminals included in the plurality of signal generation circuits, for outputting the indication signal included in at least two of the signal generation circuits When both terminals output the second voltage signal, the enable control signal is provided to the enable circuit corresponding to the at least two signal generating circuits through the enable control signal output terminal;
  • the enabling circuit is electrically connected to the start signal terminal, and is used for controlling the first-level scanning in the scan drive circuit included in the corresponding display panel through the start signal terminal when receiving the enable control signal
  • the drive unit provides the start signal.
  • the signal generating circuit includes a first generating circuit and a second generating circuit
  • the first generation circuit is respectively electrically connected with the first voltage terminal, the corresponding indication signal output terminal and the first-level scan driving signal output terminal of the scan driving circuit in the corresponding display panel, and is used for when the corresponding display panel
  • the first-stage scan-drive signal output terminal of the scan drive circuit in the device outputs a valid scan-drive signal, it controls the communication between the corresponding indication signal output terminal and the first voltage terminal; the first voltage terminal for providing the first voltage signal;
  • the second generation circuit is respectively electrically connected with the second voltage terminal, the corresponding indication signal output terminal and the last-stage scan driving signal output terminal of the scan driving circuit in the corresponding display panel, and is used when the corresponding display panel is
  • the last stage of the scan drive signal output end of the scan drive circuit in the device outputs a valid scan drive signal, it controls the communication between the corresponding indication signal output end and the second voltage end; the second voltage end is used for A second voltage signal is provided.
  • the first generation circuit includes a first transistor, and the second generation circuit includes a second transistor;
  • the control electrode of the first transistor is electrically connected to the first-stage scan drive signal output terminal of the corresponding scan drive circuit in the display panel, and the first electrode of the first transistor is electrically connected to the first voltage terminal , the second pole of the first transistor is electrically connected to the corresponding indication signal output end;
  • the control electrode of the second transistor is electrically connected to the last-stage scan drive signal output end of the scan drive circuit in the corresponding display panel, and the first electrode of the second transistor is electrically connected to the second voltage end , the second pole of the second transistor is electrically connected to the corresponding output terminal of the indication signal.
  • the enabling circuit includes a third transistor
  • the control electrode of the third transistor is electrically connected to the enable control signal output terminal, the first electrode of the third transistor is electrically connected to the start signal terminal, and the second electrode of the third transistor is electrically connected to the start signal terminal.
  • the input end of the first-stage scan driving unit in the scan driving circuit included in the corresponding display panel is electrically connected;
  • the start signal terminal is used for providing a start signal.
  • the detection circuit includes an OR gate and an enable control signal generation circuit; the first voltage signal is a high voltage signal, and the second voltage signal is a low voltage signal;
  • the multiple input ends of the OR gate are respectively electrically connected with the indication signal output ends included in the multiple signal generating circuits, and the output ends of the OR gate are electrically connected with the enabling control signal generating circuit;
  • the enable control signal generating circuit is electrically connected to the enable control signal output terminal, and is used for controlling to output the enable control signal output terminal through the enable control signal output terminal when the output terminal of the OR gate outputs a low voltage signal. control signal.
  • the signal generation circuit includes an indication signal output terminal, and the signal generation circuit is electrically connected to the last level scan drive signal output terminal of the scan drive circuit in the corresponding display panel, and is used for when the last level scan drive signal output terminal is used.
  • the control When the scan drive signal output terminal outputs a valid scan drive signal, the control outputs a third voltage signal to the detection circuit through the corresponding indication signal output terminal; the feedback signal is the third voltage signal;
  • the detection circuit includes an enable control signal output terminal, and the detection circuit is respectively electrically connected to the indication signal output terminals included in the plurality of signal generation circuits, for outputting the indication signal included in at least two of the signal generation circuits When all the terminals output the third voltage signal, the enabling control signal is provided to the enabling circuits corresponding to the at least two signal generating circuits through the enabling control signal output terminal;
  • the enabling circuit is electrically connected to the start signal terminal and the indication signal output terminal respectively, and is used for controlling the scanning through the start signal terminal to the corresponding display panel when receiving the enable control signal
  • the first-stage scanning driving unit in the driving circuit provides the start signal, and provides the fourth voltage signal to the indication signal output terminal of the corresponding signal generating circuit.
  • the signal generating circuit is disposed in the peripheral area of the corresponding display panel.
  • an embodiment of the present disclosure further provides a method for providing a start signal, which is applied to the above-mentioned start signal providing module, and the method for providing a start signal includes:
  • the signal generation circuit When the last stage of the scan drive signal output terminal of the scan drive circuit in the corresponding display panel outputs a valid scan drive signal, the signal generation circuit generates and provides a feedback signal to the detection circuit;
  • the detection circuit provides an enabling control signal to the enabling circuits corresponding to the at least two signal generating circuits according to the feedback signals from the at least two signal generating circuits;
  • the enable circuit When the enable circuit receives the enable control signal, it controls to provide a start signal to the scan drive circuit included in the corresponding display panel.
  • the method for providing a starting signal includes:
  • the signal generation circuit controls the output of the first voltage signal through the corresponding indication signal output terminal.
  • the signal generation circuit controls to output a second voltage signal through the corresponding indication signal output end; the feedback signal is the second voltage signal;
  • the detecting circuit When both the indication signal output terminals included in the at least two signal generating circuits output the second voltage signal, the detecting circuit provides an enabling control signal to the enabling circuits corresponding to the at least two signal generating circuits;
  • the enable circuit When the enable circuit receives the enable control signal, the enable circuit controls the start signal terminal to provide a start signal to the first-level scan drive unit in the scan drive circuit included in the corresponding display panel Signal.
  • the method for providing a starting signal includes:
  • the signal generation circuit controls to output a third voltage signal to the detection circuit through the corresponding indication signal output terminal ;
  • the feedback signal is the third voltage signal;
  • the detecting circuit When the indication signal output terminals included in the at least two signal generating circuits all output the third voltage signal, the detecting circuit provides an enabling control signal to the enabling circuits corresponding to the at least two signal generating circuits;
  • the enable circuit When the enable circuit receives the enable control signal, the enable circuit controls the start signal terminal to provide a start signal to the first-level scan drive unit in the scan drive circuit included in the corresponding display panel signal, and provide a fourth voltage signal to the indication signal output terminal of the corresponding signal generating circuit.
  • an embodiment of the present disclosure further provides a mosaic display device, including the above-mentioned start signal providing module.
  • the splicing display device further includes a main board and a display driver integrated circuit; the detection circuit included in the start signal providing module is arranged on the main board; The signal terminal is electrically connected;
  • the detection circuit is also used for providing an enabling control signal to the display driving circuit
  • the display driving integrated circuit is configured to provide a start signal to the start signal terminal when receiving the enable control signal.
  • the splicing display device further includes N rows and at least one column of display panels; the splicing display device includes N display driving integrated circuits; N is a positive integer; the number of display panels included in the splicing display device for at least two;
  • the display driver integrated circuit corresponds to one row of the display panel
  • the display driving integrated circuit is electrically connected to the display panel of the corresponding row through the start signal terminal, and is used for, when receiving the enable control signal, to use the start signal terminal for the display panel of the corresponding row.
  • the scan drive circuit provides the corresponding start signal;
  • the display panel includes gate lines and power supply voltage lines, the gate lines extending in a row direction, and the power supply voltage lines extending in a column direction.
  • the splicing display device further includes N flexible circuit boards; the flexible circuit boards correspond to the display driving integrated circuits; the detection circuit includes an enable control signal output end;
  • the enable control signal output end of the detection circuit is electrically connected to the corresponding display driver integrated circuit through the flexible circuit board, and the detection circuit provides the enable control for the corresponding display driver integrated circuit through the flexible circuit board Signal.
  • the splicing display device further includes at least two display panels; the splicing display device includes one of the display driver integrated circuits;
  • the display driving integrated circuit is electrically connected to the at least two display panels through the start signal terminal, and is configured to be used for the at least two display panels through the start signal terminal when receiving the enable control signal
  • the scan driving circuit in the display panel provides the corresponding start signal.
  • the splicing display device further includes a flexible circuit board; the detection circuit includes an enable control signal output end;
  • An enable control signal output end of the detection circuit is electrically connected to the display driving integrated circuit through the flexible circuit board, and the detection circuit provides an enable control signal for the enable circuit through the flexible circuit board.
  • the starting signal providing module, method, and splicing display device described in the embodiments of the present disclosure can ensure that at least two display panels can be displayed synchronously, and will not cause image quality loss caused by different display panels.
  • FIG. 1 is a structural diagram of a start signal providing module according to at least one embodiment of the present disclosure
  • FIG. 2 is a structural diagram of a start signal providing module according to at least one embodiment of the present disclosure
  • FIG. 3 is a structural diagram of a start signal providing module according to at least one embodiment of the present disclosure.
  • FIG. 4 is a circuit diagram of a start signal providing module according to at least one embodiment of the present disclosure.
  • FIG. 5 is a structural diagram of at least one embodiment of a detection circuit in the start signal providing module according to the present disclosure
  • FIG. 6 is a schematic diagram of the signal generating circuit 11 and the enabling circuit 12 disposed in the peripheral area of the nth display panel;
  • FIG. 7 is a schematic structural diagram of a splicing display device according to at least one embodiment of the present disclosure.
  • FIG. 8 is a schematic structural diagram of a splicing display device according to at least one embodiment of the present disclosure.
  • FIG. 9 is a working flow chart of the mosaic display device according to at least one embodiment of the present disclosure.
  • the transistors used in all the embodiments of the present disclosure may be triodes, thin film transistors, field effect transistors, or other devices with the same characteristics.
  • one pole is called the first pole, and the other pole is called the second pole.
  • control electrode when the transistor is a triode, the control electrode may be the base electrode, the first electrode may be the collector electrode, and the second electrode may be the emitter electrode; or the control electrode may be the base electrode electrode, the first electrode can be an emitter electrode, and the second electrode can be a collector electrode.
  • the control electrode when the transistor is a thin film transistor or a field effect transistor, the control electrode may be a gate electrode, the first electrode may be a drain electrode, and the second electrode may be a source electrode;
  • the control electrode may be a gate electrode, the first electrode may be a source electrode, and the second electrode may be a drain electrode.
  • the start signal providing module is applied to a mosaic display device, and the mosaic display device includes at least two display panels; the display panel includes a scan drive circuit; the scan drive circuit includes a plurality of cascaded The scan driving unit; the start signal providing module includes a detection circuit, a plurality of signal generation circuits and a plurality of enable circuits; the signal generation circuits correspond to the display panel, and the enable circuits are respectively associated with the The display panel corresponds to the signal generating circuit;
  • the signal generation circuit is configured to generate and provide a feedback signal to the detection circuit when the last-stage scan drive signal output terminal of the scan drive circuit in the corresponding display panel outputs a valid scan drive signal;
  • the detection circuit is electrically connected to the plurality of signal generation circuits and is configured to provide an enable control signal corresponding to the at least two signal generation circuits based on the feedback signals from the at least two signal generation circuits the enabling circuit;
  • the enable circuit is configured to, when receiving the enable control signal, control to provide a start signal to the scan driving circuit included in the corresponding display panel.
  • the signal generating circuit When the start signal providing module described in the embodiment of the present disclosure is working, when the last-stage scan driving signal output terminal of the scan driving circuit in the corresponding display panel outputs a valid scan driving signal, the signal generating circuit generates a valid scan driving signal. and providing a feedback signal to the detection circuit; the detection circuit provides an enable control signal to the enable circuit corresponding to the at least two signal generation circuits according to the feedback signals from the at least two signal generation circuits When the enabling circuit receives the enabling control signal, it controls to provide a start signal to the scan drive circuit included in the corresponding display panel, so as to ensure that at least two display panels included in the splicing display device can be displayed synchronously without There will be a loss of image quality caused by different display panels.
  • the nth signal generating circuit may correspond to the nth display panel included in the splicing display device, and the nth enabling circuit may correspond to the nth display panel and the nth signal generating circuit respectively; n is positive integer.
  • the detection circuit will receive a signal from the at least two
  • the enable circuit corresponding to the at least two display panels can respectively provide scan signals to the scan driving circuits in the corresponding display panels, so as to realize the synchronous display of the at least two display panels.
  • the detection circuit receives the Only when the feedback signals of the display panels are received, the enable circuits corresponding to the nine display panels can respectively provide scan signals to the scan driving circuits in the corresponding display panels, so as to realize the synchronous display of the nine display panels.
  • the scan driving circuit may be a gate driving circuit or a light-emitting control signal generating circuit, but not limited thereto, the scan driving circuit may also be other circuits that generate corresponding scan driving signals.
  • the signal generation circuit may include an indication signal output terminal, and the signal generation circuit is respectively connected with the first-level scan drive signal output terminal of the scan driver circuit in the corresponding display panel and the scan driver in the corresponding display panel.
  • the last-stage scan drive signal output end of the circuit is electrically connected to control the output of the first voltage signal through the corresponding indication signal output end when the first-stage scan drive signal output end outputs a valid scan drive signal, and when all When the last-stage scan drive signal output terminal outputs a valid scan drive signal, the control outputs a second voltage signal through the corresponding indication signal output terminal; the feedback signal is the second voltage signal;
  • the detection circuit includes an enable control signal output terminal, and the detection circuit is respectively electrically connected to the indication signal output terminals included in the plurality of signal generation circuits, for outputting the indication signal included in at least two of the signal generation circuits When both terminals output the second voltage signal, an enable control signal is provided to the enable circuit corresponding to the at least two signal generating circuits through the enable control signal output terminal;
  • the enabling circuit is electrically connected to the start signal terminal, and is used for controlling the first-level scanning in the scan drive circuit included in the corresponding display panel through the start signal terminal when receiving the enable control signal
  • the drive unit provides the start signal.
  • the start signal providing module when the last stage of the scan drive signal output end of the scan drive circuits in the at least two display panels included in the spliced display device outputs a valid When scanning driving signals, the signal generating circuit corresponding to the at least two display panels provides a second voltage signal to the detection circuit, and the detection circuit provides enabling circuits corresponding to the at least two display panels A control signal to control the enable circuit to provide a start signal to the first-level scan drive unit of the scan drive circuit included in the display panel corresponding to it, so as to ensure that at least two display panels included in the splicing display device can be displayed synchronously without There will be image quality loss caused by different display panels;
  • the control when the first-stage scan drive signal output terminal of the scan drive circuit in the corresponding display panel outputs an effective scan drive signal, the control outputs the first voltage signal through the corresponding indication signal output terminal, so as to indicate the corresponding indication.
  • the signal output from the signal output terminal is reset so as not to affect the synchronous display of different display panels in the next display period.
  • the spliced display device includes at least two display panels spliced together.
  • all the components included in the spliced display device can be controlled only after the scan driving circuits in at least two display panels included in the spliced display device have completed scanning.
  • the display panel starts the next scan, which can guarantee the synchronous display.
  • the output state of the scan driving circuit will be judged and processed synchronously before each frame is displayed, so as to eliminate the display caused by the misalignment of the scan driving timing. abnormal.
  • the second voltage signal when the first voltage signal is a high voltage signal, the second voltage signal may be a low voltage signal; or, when the first voltage signal is a low voltage signal, the The second voltage signal may be a high voltage signal.
  • the first-level scan driving signal output terminal may be a scan driving signal output terminal of a first-level scan driving unit in the scan driving circuit
  • the last-level scan driving signal output terminal The terminal may be the scan driving signal output terminal of the last stage scan driving unit in the scan driving circuit.
  • the valid scan driving signal refers to a scan driving signal that can turn on a transistor included in a pixel circuit in a display panel that is connected to the scan driving signal; for example, when the transistor is turned on
  • the effective scan driving signal may be a high voltage signal
  • the transistor is a p-type transistor
  • the effective scan driving signal may be a low voltage signal.
  • the display panel may include multiple rows and multiple columns of pixel circuits; the transistors may be, but not limited to, data writing transistors; at least one embodiment of the pixel circuit may include the data writing transistors transistors, driving transistors and light-emitting elements; the gates of the data writing transistors are electrically connected to the corresponding row gate lines, the first electrodes of the data writing transistors are electrically connected to the corresponding column data lines, and the data writing transistors are The second electrode is electrically connected to the gate of the driving transistor; the first electrode of the driving transistor may be electrically connected to a power supply voltage line, and the second electrode of the driving transistor may be electrically connected to the light-emitting element.
  • the structure of the pixel circuit is only exemplified above, and is not intended to limit the structure of the pixel circuit.
  • the following describes the initiation of at least one embodiment of the present disclosure through signal transfer between the detection circuit, one of the plurality of signal generation circuits, and one of the plurality of enable circuits.
  • the signal provides the working process of the module.
  • the starting signal providing module may include a detection circuit 10 , a signal generating circuit 11 and an enabling circuit 12 ; the signal generating circuit 11 and the enabling circuit 12 Corresponding to the nth display panel in the splicing display device, n is a positive integer;
  • the signal generation circuit 11 includes the nth indication signal output terminal Sn, and the signal generation circuit 11 is respectively connected to the first-level scan drive signal output terminal Gn1 of the scan drive circuit in the nth display panel and the nth display panel.
  • the detection circuit 10 includes an enable control signal output terminal E1, the detection circuit 10 is electrically connected to Sn, and the detection circuit 10 is configured to output a low voltage signal when the indication signal output terminals included in the at least two signal generating circuits all output a low voltage signal. , to provide the enable control signal to the enable circuit 12 through E1;
  • the enabling circuit 12 is respectively electrically connected to the enabling control signal output terminal E1 and the starting voltage terminal I1, and is used to control the output terminal I1 to pass through the starting voltage terminal I1 after receiving the enabling control signal.
  • the first-level scan driving unit in the n-th display panel provides a start signal.
  • the first voltage signal is a high voltage signal
  • the second voltage signal is a low voltage signal
  • an effective scan driving signal is a low voltage signal, but not limited thereto .
  • the signal generating circuit may include a first generating circuit and a second generating circuit
  • the first generation circuit is respectively electrically connected with the first voltage terminal, the corresponding indication signal output terminal and the first-level scan driving signal output terminal of the scan driving circuit in the corresponding display panel, and is used for when the corresponding display panel
  • the first-stage scan-drive signal output terminal of the scan drive circuit in the device outputs a valid scan-drive signal, it controls the communication between the corresponding indication signal output terminal and the first voltage terminal; the first voltage terminal for providing the first voltage signal;
  • the second generating circuit is respectively electrically connected with the second voltage terminal, the corresponding indication signal output terminal and the last stage scan driving signal output terminal of the scan driving circuit in the corresponding display panel, and is used for when the corresponding display panel
  • the control passes between the corresponding indication signal output end and the second voltage end; the second voltage end is for providing the second voltage signal.
  • the signal generating circuit may include a first generating circuit and a second generating circuit, and the first generating circuit controls the corresponding scan driving signal when the first-stage scan driving signal output terminal outputs a valid scan driving signal.
  • the indication signal output terminal outputs a first voltage signal
  • the second generating circuit is configured to control the corresponding indication signal output terminal to output a second voltage signal when the last stage scan driving signal output terminal outputs a valid scan driving signal.
  • the signal generation circuit may include a first generation circuit 21 and a second generation circuit 22; the signal generation circuit corresponds to the nth display panel in the mosaic display device, and n is a positive integer;
  • the first generation circuit 21 is respectively electrically connected to the high voltage terminal, the nth indication signal output terminal Sn, and the first-level scan drive signal output terminal Gn1 of the scan drive circuit in the nth display panel, and is used when the first When the stage scan drive signal output terminal Gn1 outputs a low voltage signal, the nth indication signal output terminal Sn is controlled to communicate with the high voltage terminal; the high voltage terminal is used to provide the high voltage signal V1;
  • the second generation circuit 22 is respectively electrically connected to the low voltage terminal, the nth indication signal output terminal Sn, and the last stage scan drive signal output terminal Gne of the scan drive circuit in the nth display panel, for when the When the last-stage scan drive signal output terminal Gne outputs a low voltage signal, the control passes between the corresponding indication signal output terminal and the low voltage terminal; the low voltage terminal is used to provide the low voltage signal V2.
  • the first generation circuit includes a first transistor, and the second generation circuit includes a second transistor;
  • the control electrode of the first transistor is electrically connected to the first-stage scan drive signal output terminal of the corresponding scan drive circuit in the display panel, and the first electrode of the first transistor is electrically connected to the first voltage terminal , the second pole of the first transistor is electrically connected to the corresponding indication signal output end;
  • the control electrode of the second transistor is electrically connected to the last-stage scan drive signal output end of the scan drive circuit in the corresponding display panel, and the first electrode of the second transistor is electrically connected to the second voltage end , the second pole of the second transistor is electrically connected to the corresponding output terminal of the indication signal.
  • the first generation circuit 21 may include a first transistor T1, and the second generation circuit 21 may include the second transistor T2;
  • the gate of the first transistor T1 is electrically connected to the first-stage scan driving signal output terminal Gn1, the source of the first transistor T1 is electrically connected to the high voltage terminal, and the drain of the first transistor T1 is electrically connected
  • the pole is electrically connected to the nth indication signal output terminal Sn; the high voltage terminal is used to provide the high voltage signal V1;
  • the gate of the second transistor T2 is electrically connected to the last-stage scan driving signal output terminal Gne, the source of the second transistor T2 is electrically connected to the low voltage terminal, and the drain of the second transistor T2 is electrically connected
  • the pole is electrically connected to the nth indication signal output terminal Sn; the low voltage terminal is used to provide the low voltage signal V2.
  • both T1 and T2 are p-type thin film transistors, but not limited thereto.
  • the enabling circuit includes a third transistor
  • the control electrode of the third transistor is electrically connected to the enable control signal output terminal, the first electrode of the third transistor is electrically connected to the start signal terminal, and the second electrode of the third transistor is electrically connected to the start signal terminal.
  • the input end of the first-stage scan driving unit in the scan driving circuit included in the corresponding display panel is electrically connected;
  • the start signal terminal is used for providing a start signal.
  • the enabling circuit 12 includes a third transistor T3;
  • the gate of T3 is electrically connected to the enable control signal output terminal E1, the source of T3 is electrically connected to the start signal terminal I1, and the drain of T3 is electrically connected to the first-stage scan in the scan drive circuit included in the nth display panel
  • the input terminal of the driving unit Gn1 is electrically connected.
  • T3 is a p-type thin film transistor, but not limited thereto.
  • the detection circuit 10 sends the signal to T3 through E1.
  • the gate of provides an enable control signal (in at least one embodiment shown in FIG. 4 , the enable control signal may be a low voltage signal), so that T3 is turned on, so that the input terminals of I1 and Gn1 are connected , provide the start signal to the input of Gn1 through I1.
  • the detection circuit 10 determines that the indication signal output terminals included in at least two signal generating circuits all output low-voltage signals, that is, the splicing display
  • the detection circuit 10 (the detection circuit 10 can be arranged on the main board included in the splicing display device) feedback
  • the enable control signal is sent to the gate of T3 and the display driver integrated circuit included in the splicing display device to control T3 to be turned on.
  • the display driver integrated circuit After receiving the enable control signal, the display driver integrated circuit provides the start signal terminal I1 a start signal, so as to be able to provide the start signal to the input end of the first-stage scan drive unit in the scan drive circuit included in the at least two display panels in the video tiled display device, so that the at least two display panels scan .
  • the detection circuit may include an OR gate and an enable control signal generation circuit; the first voltage signal is a high voltage signal, and the second voltage signal is a low voltage signal;
  • the multiple input ends of the OR gate are respectively electrically connected with the indication signal output ends included in the multiple signal generating circuits, and the output ends of the OR gate are electrically connected with the enabling control signal generating circuit;
  • the enable control signal generating circuit is electrically connected to the enable control signal output terminal, and is used for controlling to output the enable control signal output terminal through the enable control signal output terminal when the output terminal of the OR gate outputs a low voltage signal. control signal.
  • the detection circuit may include an OR gate and an enable control signal generation circuit, when the OR gate outputs a low voltage signal, the enable control signal generation circuit outputs an enable control signal, and the detection circuit It can be arranged on the main board in the splicing display device.
  • the detection circuit may include an OR gate R1 and an enable control signal generation circuit 50; the first voltage signal is a high voltage signal, the second voltage signal is a low voltage signal;
  • the multiple input terminals of the OR gate R1 are respectively electrically connected to the indication signal output terminals included in the multiple signal generating circuits, and the output terminal of the OR gate is electrically connected to the enabling control signal generating circuit 50;
  • the enable control signal generation circuit 50 is electrically connected to the enable control signal output terminal E1, and is used for controlling the enable control signal output terminal E1 when the output terminal of the OR gate R1 outputs a low voltage signal.
  • the enable control signal is output.
  • R1 when the indication signal output terminals included in the plurality of signal generating circuits all output low-voltage signals, R1 outputs a low-voltage signal.
  • the enable control signal generating circuit 50 outputs an enable control signal.
  • R1 When there is at least one indicating signal output terminal that outputs a high voltage signal, R1 outputs a high voltage signal.
  • the signal generating circuit is disposed in the peripheral area of the corresponding display panel.
  • the peripheral area is an area on the display panel other than an effective display area, and the peripheral area may be disposed around the effective display area.
  • the number 6n is the nth display panel included in the mosaic display device
  • A0 is the effective display area of the nth display panel 6n, and the area on the nth display panel 6n except for A0 for the surrounding area;
  • the signal generating circuit 11 and the enabling circuit 12 in the starting signal providing module may both be disposed in the peripheral area of the nth display panel 6n;
  • the scan drive circuit included in the nth display panel 6n is labeled 7n
  • the first-stage gate driving unit included in the scan drive circuit 7n is labeled Bn1
  • the scan drive circuit is labeled Bne.
  • the signal generating circuit 11 is respectively connected with the gate driving signal output terminal of the first-stage gate driving unit Bn1 included in the scan driving circuit 7n and the gate driving signal output of the last-stage gate driving unit Bne included in the scanning driving circuit 7n. terminal electrical connection;
  • the enabling circuit 12 is electrically connected to the input terminal of the first-stage gate driving unit Bn1 included in the scan driving circuit 7n.
  • the signal generation circuit includes an indication signal output terminal, and the signal generation circuit is electrically connected to the last level scan drive signal output terminal of the scan drive circuit in the corresponding display panel, and is used for when the last level scan drive signal output terminal is used.
  • the control When the scan drive signal output terminal outputs a valid scan drive signal, the control outputs a third voltage signal to the detection circuit through the corresponding indication signal output terminal; the feedback signal is the third voltage signal;
  • the detection circuit includes an enable control signal output terminal, and the detection circuit is respectively electrically connected to the indication signal output terminals included in the plurality of signal generation circuits, for outputting the indication signal included in at least two of the signal generation circuits When all the terminals output the third voltage signal, the enabling control signal is provided to the enabling circuits corresponding to the at least two signal generating circuits through the enabling control signal output terminal;
  • the enabling circuit is electrically connected to the start signal terminal and the indication signal output terminal respectively, and is used for controlling the scanning through the start signal terminal to the corresponding display panel when receiving the enable control signal
  • the first-stage scanning driving unit in the driving circuit provides the start signal, and provides the fourth voltage signal to the indication signal output terminal of the corresponding signal generating circuit.
  • the third voltage signal is different from the fourth voltage signal, for example, the third voltage signal may be a high voltage signal, and the fourth voltage signal may be a low voltage signal; Alternatively, the third voltage signal may be a low voltage signal, and the fourth voltage signal may be a high voltage signal.
  • the start signal providing module when the last stage of the scan drive signal output end of the scan drive circuits in the at least two display panels included in the spliced display device outputs a valid
  • the signal generation circuit corresponding to the at least two display panels provides a fourth voltage signal to the detection circuit
  • the detection circuit provides enabling circuits corresponding to the at least two display panels
  • a control signal to control the enable circuit to provide a start signal to the first-level scan drive unit of the scan drive circuit included in the display panel corresponding to it, so as to ensure that at least two display panels included in the splicing display device can be displayed synchronously without There will be image quality loss caused by different display panels
  • the enabling circuit provides a fourth voltage signal to the indication signal output end of the corresponding signal generation circuit to reset the signal provided by the indication signal output end, To synchronize display control without affecting the next display cycle.
  • the start signal providing method described in the embodiment of the present disclosure is applied to the above-mentioned
  • the signal generation circuit When the last stage of the scan drive signal output terminal of the scan drive circuit in the corresponding display panel outputs a valid scan drive signal, the signal generation circuit generates and provides a feedback signal to the detection circuit;
  • the detection circuit provides an enabling control signal to the enabling circuits corresponding to the at least two signal generating circuits according to the feedback signals from the at least two signal generating circuits;
  • the enable circuit When the enable circuit receives the enable control signal, it controls to provide a start signal to the scan drive circuit included in the corresponding display panel.
  • the signal generating circuit when the last-stage scan driving signal output terminal of the scan driving circuit in the corresponding display panel outputs a valid scan driving signal, the signal generating circuit generates and sends a valid scan driving signal to the output terminal.
  • the detection circuit provides a feedback signal; the detection circuit provides an enable control signal to the enable circuit corresponding to the at least two signal generation circuits according to the feedback signals from the at least two signal generation circuits; the When the enabling circuit receives the enabling control signal, it controls to provide a start signal to the scan drive circuit included in the corresponding display panel, so as to ensure that at least two display panels included in the splicing display device can be displayed synchronously and will not appear. Image quality loss caused by different display panels.
  • the method for providing a starting signal includes:
  • the signal generation circuit controls the output of the first voltage signal through the corresponding indication signal output terminal.
  • the signal generation circuit controls to output a second voltage signal through the corresponding indication signal output end; the feedback signal is the second voltage signal;
  • the detection circuit transmits the enable control signal output terminal to the enable corresponding to the at least two signal generating circuits through the enable control signal output terminal.
  • the circuit provides an enable control signal
  • the enable circuit When the enable circuit receives the enable control signal, the enable circuit controls the start signal terminal to provide a start signal to the first-level scan drive unit in the scan drive circuit included in the corresponding display panel Signal.
  • the signal generation circuit corresponding to the at least two display panels provides a second voltage signal to the detection circuit
  • the detection circuit provides an enable control signal to the enable circuit corresponding to the at least two display panels , in order to control the enabling circuit to provide a start signal to the first-level scan driving unit of the scan driving circuit included in the corresponding display panel, so as to ensure that at least two display panels included in the splicing display device can be displayed synchronously and will not appear Image quality loss caused by different display panels;
  • the control when the first-stage scan drive signal output terminal of the scan drive circuit in the corresponding display panel outputs an effective scan drive signal, the control outputs the first voltage signal through the corresponding indication signal output terminal, so as to indicate the corresponding indication.
  • the signal output from the signal output terminal is reset so as not to affect the synchronous display of different display panels in the next display period.
  • the method for providing a starting signal includes:
  • the signal generation circuit controls to output a third voltage signal to the detection circuit through the corresponding indication signal output terminal ;
  • the feedback signal is the third voltage signal;
  • the detecting circuit When the indication signal output terminals included in the at least two signal generating circuits all output the third voltage signal, the detecting circuit provides an enabling control signal to the enabling circuits corresponding to the at least two signal generating circuits;
  • the enable circuit When the enable circuit receives the enable control signal, the enable circuit controls the start signal terminal to provide a start signal to the first-level scan drive unit in the scan drive circuit included in the corresponding display panel signal to ensure that at least two display panels included in the splicing display device can be displayed synchronously, and there will be no picture quality loss caused by different display panels;
  • the fourth voltage signal is used to reset the signal provided by the indication signal output end so as not to affect the synchronous display control of the next display period.
  • the splicing display device includes the above-mentioned starting signal providing module.
  • the splicing display device may further include a main board and a display driver integrated circuit; the detection circuit included in the start signal providing module may be disposed on the main board; the enabling circuit is connected to the main board. Start signal terminal electrical connection
  • the detection circuit is also used for providing an enabling control signal to the display driving circuit
  • the display driving integrated circuit is configured to provide a start signal to the start signal terminal when receiving the enable control signal.
  • the detection circuit used by the start signal providing module may be set on the main board included in the splicing display device, and the display driver integrated circuit provides the start signal to the start signal when receiving the enable control signal. start signal terminal.
  • the splicing display device may further include N rows and at least one column of display panels; the splicing display device includes N display driving integrated circuits; N is a positive integer; The number is at least two;
  • the display driver integrated circuit corresponds to one row of the display panel
  • the display driving integrated circuit includes a start signal terminal, and the display driving integrated circuit is electrically connected to the corresponding row display panel through the start signal terminal, and is used for, when receiving the enable control signal, to pass the start signal terminal.
  • the start signal terminal provides a corresponding start signal for the scan drive circuit in the corresponding row display panel;
  • the display panel includes gate lines and power supply voltage lines, the gate lines extending in a row direction, and the power supply voltage lines extending in a column direction.
  • the tiled display device when the tiled display device includes N rows of display panels, only N display driver integrated circuits may be used, that is, one row of display panels shares one display driver integrated circuit.
  • the display panel included in the splicing display device may be an AMOLED (active matrix organic light emitting diode) display product
  • one display panel corresponds to one DDIC (display driver integrated circuit) and one FPC (flexible display panel). circuit board)
  • the cost is huge.
  • a row of display panels can be configured to share a display driver integrated circuit and a flexible circuit board, and the display driver integrated circuit is electrically connected to the main board through the flexible circuit board.
  • each display panel is usually a small and medium-sized display panel.
  • the row display panels can share one display driver integrated circuit.
  • the display panel may include gate lines extending along the first direction and power supply voltage lines extending along the second direction, and the display panel may include data lines extending along the second direction (the first direction is the same as the second direction). The two directions intersect), the display panels of the same row included in the splicing display device can be arranged along the first direction.
  • the display panel included in the splicing display device is an AMOLED display panel
  • the AMOLED display panel adopts a current-type driving mode
  • the current flowing through the organic light-emitting diodes included in the AMOLED display panel and the voltage value of the power supply voltage signal provided by the power supply voltage line
  • high current will cause a large voltage drop in the extension direction of the power supply voltage line. Therefore, if a display panel in the same column shares a DDIC, the power supply voltage signals received by different display panels in the same column The potential difference will be relatively large, which will lead to a large difference in display brightness and affect the display effect.
  • the DDIC does not provide a power supply voltage signal for the display panel, but a line for providing the power supply voltage signal is supplied to the display panel through the DDCI.
  • the DDIC provides data voltages for the display panel.
  • the splicing display device may further include N flexible circuit boards; the flexible circuit boards correspond to the display driving integrated circuits; the detection circuit includes an enable control signal terminal;
  • the enable control signal output end of the detection circuit is electrically connected to the corresponding display driver integrated circuit through the flexible circuit board, and the detection circuit provides the enable control for the corresponding display driver integrated circuit through the flexible circuit board Signal.
  • peripheral circuits of the display driving integrated circuit may be provided, and the main board may be electrically connected to the flexible circuit board through a communication interface, and the flexible circuit board may pass through the The communication interface receives the signal from the mainboard and transmits the signal to the corresponding display driver integrated circuit.
  • the splicing display device may include a display panel 81 in a first row and a first column, a display panel 82 in a first row and a second column, a display panel 83 in the first row and third column, The second row and the first column display panel 84, the second row and the second column display panel 85, the second row and the third column display panel 86, the third row and the first column display panel 87, the third row and the second column display panel 88, The third row and third column display panel 89 , main board 90 , first display driver integrated circuit 91 , first flexible circuit board 92 , second display driver integrated circuit 93 , second flexible circuit board 94 , third display driver integrated circuit 95 and a third flexible circuit board 96;
  • the mainboard 90 is electrically connected to the first display driver integrated circuit 91 through the first flexible circuit board 92, and the first display driver integrated circuit 91 is used for displaying the first row and first column when receiving the enabling control signal.
  • the panel 81, the display panel 82 in the first row and the second column and the display panel 83 in the first row and the third column provide the start signal;
  • the main board 90 is electrically connected to the second display driver integrated circuit 93 through the second flexible circuit board 94, and the second display driver integrated circuit 93 is used for displaying the display for the second row and the first column when receiving the enabling control signal.
  • the panel 84, the display panel 85 in the second row and the second column, and the display panel 86 in the second row and the third column provide the start signal;
  • the main board 90 is electrically connected to the third display driver integrated circuit 95 through the third flexible circuit board 96, and the third display driver integrated circuit 95 is used for the third row first when receiving the enabling control signal.
  • Column display panel 87, third row second column display panel 88 and third row third column display panel 89 provide start signals.
  • the first display driving integrated circuit 91 may also be used for the display panel 81 of the first row and the first column, the display panel 82 of the first row and the second column, and the display panel 82 of the first row and the second column.
  • the three-column display panels 83 respectively provide corresponding data voltages for providing power supply voltage signals for the first-row first-column display panels 81, the first-row second-column display panels 82 and the first-row third-column display panels 83;
  • the second display driving integrated circuit 93 can also be used to provide corresponding data voltages for the display panels 84 in the second row and the first column, the display panels 85 in the second row and the second column, and the display panels 86 in the second row and the third column, respectively, for supplying a power supply voltage signal to the display panel 84 of the second row and the first column, the display panel 85 of the second row and the second column and the display panel 86 of the second row and the third column;
  • the third display driver integrated circuit 95 can also be used to provide corresponding data voltages for the display panels 87 in the third row and the first column, the display panels in the third row and the second column 88 and the display panels in the third row and the third column 89 respectively.
  • the power supply voltage signal is provided to the display panel 87 of the third row and the first column, the display panel 88 of the third row and the second column and the display panel 89 of the third row and the third column.
  • the second display driver integrated circuit 93 and the second flexible circuit board 94 can be attached to the surface of the display panel of the first row that is not used for display, and the third display driver integrated circuit 95 and the third flexible circuit board 96 may be disposed on the surface of the display panel of the second row not used for display.
  • the first direction may be a horizontal direction
  • the second direction may be a vertical direction
  • the spliced display device may further include at least two display panels; the spliced display device includes one of the display driver integrated circuits;
  • the display driving integrated circuit includes a start signal terminal, and the display driving integrated circuit is electrically connected to the at least two display panels through the start signal terminal, and is used for, when receiving the enable control signal, to pass
  • the start signal terminals provide corresponding start signals for the scan driving circuits in the at least two display panels.
  • the tiled display device described in at least one embodiment of the present disclosure may also include only one DDIC, and the DDIC respectively provides start signals for at least two display panels included in the tiled display device.
  • the splicing display device described in at least one embodiment of the present disclosure may further include a flexible circuit board; the detection circuit includes an enable signal output end;
  • An enable control signal output end of the detection circuit is electrically connected to the display driving integrated circuit through the flexible circuit board, and the detection circuit provides an enable control signal for the enable circuit through the flexible circuit board.
  • the mosaic display device 80 may include a display panel 81 in a first row and a first column, a display panel 82 in a first row and a second column, and a display panel 83 in a first row and a third column.
  • the main board 90 is electrically connected with the display driver circuit 101 through the flexible circuit board 102;
  • the display driving integrated circuit 101 is respectively connected with the display panel 81 in the first row and the first column, the display panel 82 in the first row and the second column, the display panel 83 in the first row and the third column, the display panel 84 in the second row and the first column, and the display panel 84 in the second row and the first column.
  • the display panels 85 in the second row and the second column, the display panels 86 in the second row and the third column, the display panels 87 in the third row and the first column, the display panels 88 in the third row and the second column, and the display panels 89 in the third row and the third column are electrically connected , used for the display panel 81 of the first row and the first column, the display panel 82 of the first row and the second column, the display panel 83 of the first row and the third column, the display panel 84 of the second row and the first column, and the second row and the second column
  • the display panel 85, the display panel 86 in the second row and the third column, the display panel 87 in the third row and the first column, the display panel 88 in the third row and the second column, and the display panel 89 in the third row and the third column respectively provide the power supply voltage signal and the corresponding the data voltage;
  • the display driving integrated circuit 101 is also used for the display panel 81 of the first row and the first column, the display panel 82 of the first row and the second column, and the display panel of the first row and the third column when receiving the enable control signal.
  • the display panel 89 in the third row and third column provides a start signal.
  • the display driver integrated circuit 101 can be attached to the display panel 84 of the second row and the first column, the display panel 85 of the second row and the second column, and the display panel of the second row and the third column.
  • the display driver integrated circuit 101 is arranged between the display panel of the first row and the display panel of the third row, so that the ports between the display driver integrated circuit 101 and the display panels of each row are The distance in the column direction is not large, so that the phenomenon that the voltage values of the power supply voltage signals received by the pixel circuits on each display panel are greatly different can be improved.
  • the first direction may be a horizontal direction
  • the second direction may be a vertical direction
  • the splicing display device when the splicing display device according to the embodiment of the present disclosure is in operation, when the m-th frame of data (m is a positive integer) is displayed, when at least two display panels included in the splicing display device complete the scanning driving (that is, when the last-stage scan driving signal output terminals of the scan driving circuits in the at least two display panels output valid scan driving signals), the corresponding signal generating circuits of the at least two display panels pass the corresponding indication signals
  • the output terminal provides a feedback signal to the detection circuit, the detection circuit provides an enable control signal to the enable circuits corresponding to the at least two display panels, and the enable circuit displays the drive integrated circuit when receiving the enable control signal Provide a start signal to the scan drive circuit included in the corresponding display panel, so that the at least two display panels start to display the m+1th frame of data, and reset the signal provided by the corresponding indication signal output terminal, so as to Go to the next synchronous display control.
  • the mosaic display device may be any product or component with display function, such as a mobile phone, a tablet computer, a TV, a monitor, a notebook computer, a digital photo frame, and a navigator.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

本公开提供一种起始信号提供模组、方法和拼接显示装置。起始信号提供模组包括检测电路、多个信号生成电路和多个使能电路；信号生成电路被配置为当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，生成并向检测电路提供反馈信号；检测电路被配置为根据来自至少两个信号生成电路的反馈信号，提供使能控制信号至与所述至少两个信号生成电路对应的使能电路；所述使能电路被配置为在接收到使能控制信号时，控制向对应的显示面板包括的扫描驱动电路提供起始信号。本公开能保证至少两个显示面板可以同步显示，不会出现不同显示面板带来的画质损失。

Description

起始信号提供模组、方法和拼接显示装置
相关申请的交叉引用
本申请主张在2021年4月23日在中国提交的中国专利申请号No.202110440850.3的优先权，其全部内容通过引用包含于此。
技术领域
本公开涉及显示技术领域，尤其涉及一种起始信号提供模组、方法和拼接显示装置。
背景技术
相关的拼接显示装置包括多块显示面板，一块显示面板对应一颗显示驱动集成电路和一块柔性电路板，不同的显示面板之间会存在显示不同步，从而会带来画质损失。
发明内容
在一个方面中，本公开实施例提供了一种起始信号提供模组，应用于拼接显示装置，所述拼接显示装置包括至少两个显示面板；所述显示面板包括栅极驱动电路；所述扫描驱动电路包括多个级联的扫描驱动单元；所述起始信号提供模组包括检测电路、多个信号生成电路和多个使能电路；所述信号生成电路与所述显示面板对应，所述使能电路分别与所述显示面板和所述信号生成电路对应；
所述信号生成电路被配置为当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，生成并向所述检测电路提供反馈信号；
所述检测电路与所述多个信号生成电路电连接，被配置为根据来自至少两个所述信号生成电路的所述反馈信号，提供使能控制信号至与所述至少两个信号生成电路对应的使能电路；
所述使能电路被配置为在接收到所述使能控制信号时，控制向对应的显示面板包括的扫描驱动电路提供起始信号。
可选的，所述信号生成电路包括指示信号输出端，所述信号生成电路分别与对应的显示面板中的扫描驱动电路的第一级扫描驱动信号输出端和对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端电连接，用于当所述第一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第一电压信号，当所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第二电压信号；所述反馈信号为所述第二电压信号；
所述检测电路包括使能控制信号输出端，所述检测电路分别与所述多个信号生成电路包括的指示信号输出端电连接，用于当至少两个所述信号生成电路包括的指示信号输出端都输出第二电压信号时，通过所述使能控制信号输出端，向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
所述使能电路与起始信号端电连接，用于在接收到所述使能控制信号时，控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号。
可选的，所述信号生成电路包括第一生成电路和第二生成电路；
所述第一生成电路分别与第一电压端、对应的所述指示信号输出端和对应的显示面板中的扫描驱动电路的第一级扫描驱动信号输出端电连接，用于当对应的显示面板中的扫描驱动电路的所述第一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制对应的所述指示信号输出端与所述第一电压端之间连通；所述第一电压端用于提供所述第一电压信号；
所述第二生成电路分别与第二电压端，对应的所述指示信号输出端和对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端电连接，用于当对应的显示面板中的扫描驱动电路的所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制对应的指示信号输出端与所述第二电压端之间连通；所述第二电压端用于提供第二电压信号。
可选的，所述第一生成电路包括第一晶体管，所述第二生成电路包括第二晶体管；
所述第一晶体管的控制极与对应的显示面板中的扫描驱动电路的所述第一级扫描驱动信号输出端电连接，所述第一晶体管的第一极与所述第一电压端电连接，所述第一晶体管的第二极与对应的所述指示信号输出端电连接；
所述第二晶体管的控制极与对应的显示面板中的扫描驱动电路的所述最后一级扫描驱动信号输出端电连接，所述第二晶体管的第一极与所述第二电压端电连接，所述第二晶体管的第二极与对应的所述指示信号输出端电连接。
可选的，所述使能电路包括第三晶体管；
所述第三晶体管的控制极与所述使能控制信号输出端电连接，所述第三晶体管的第一极与所述起始信号端电连接，所述第三晶体管的第二极与所述对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元的输入端电连接；
所述起始信号端用于提供起始信号。
可选的，所述检测电路包括或门和使能控制信号生成电路；所述第一电压信号为高电压信号，所述第二电压信号为低电压信号；
所述或门的多个输入端分别与所述多个信号生成电路包括的指示信号输出端电连接，所述或门的输出端与所述使能控制信号生成电路电连接；
所述使能控制信号生成电路与所述使能控制信号输出端电连接，用于当所述或门的输出端输出低电压信号时，控制通过所述使能控制信号输出端输出所述使能控制信号。
可选的，所述信号生成电路包括指示信号输出端，所述信号生成电路与对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端电连接，用于当所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第三电压信号至所述检测电路；所述反馈信号为所述第三电压信号；
所述检测电路包括使能控制信号输出端，所述检测电路分别与所述多个信号生成电路包括的指示信号输出端电连接，用于当至少两个所述信号生成电路包括的指示信号输出端都输出第三电压信号时，通过所述使能控制信号输出端，向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
所述使能电路分别与起始信号端和所述指示信号输出端电连接，用于在 接收到所述使能控制信号时，控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号，并向对应的信号生成电路的指示信号输出端提供第四电压信号。
可选的，所述信号生成电路设置于对应的显示面板的周边区域。
在第二个方面中，本公开实施例还提供一种起始信号提供方法，应用于上述的起始信号提供模组，所述起始信号提供方法包括：
当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，信号生成电路生成并向检测电路提供反馈信号；
所述检测电路根据来自至少两个所述信号生成电路的所述反馈信号，提供使能控制信号至与所述至少两个信号生成电路对应的使能电路；
在所述使能电路接收到所述使能控制信号时，控制向对应的显示面板包括的扫描驱动电路提供起始信号。
可选的，本公开至少一实施例所述的起始信号提供方法包括：
当对应的显示面板中的扫描驱动电路的所述第一级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路控制通过对应的指示信号输出端输出第一电压信号，当对应的显示面板中的扫描驱动电路的所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路控制通过对应的指示信号输出端输出第二电压信号；所述反馈信号为所述第二电压信号；
至少两个所述信号生成电路包括的指示信号输出端都输出第二电压信号时，所述检测电路向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
在所述使能电路接收到所述使能控制信号时，所述使能电路控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号。
可选的，本公开至少一实施例所述的起始信号提供方法包括：
当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路控制通过对应的指示信号输出端输出第三电压信号至所述检测电路；所述反馈信号为所述第三电压信号；
当至少两个所述信号生成电路包括的指示信号输出端都输出第三电压信号时，所述检测电路向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
在所述使能电路接收到所述使能控制信号时，所述使能电路控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号，并向对应的信号生成电路的指示信号输出端提供第四电压信号。
在第三个方面中，本公开实施例还提供了一种拼接显示装置，包括上述的起始信号提供模组。
可选的，本公开至少一实施例所述的拼接显示装置还包括主板和显示驱动集成电路；所述起始信号提供模组包括的检测电路设置于所述主板上；使能电路与起始信号端电连接；
所述检测电路还用于将使能控制信号提供至所述显示驱动电路；
所述显示驱动集成电路用于在接收到所述使能控制信号时，向所述起始信号端提供起始信号。
可选的，所述拼接显示装置还包括N行至少一列显示面板；所述拼接显示装置包括N个所述显示驱动集成电路；N为正整数；所述拼接显示装置包括的显示面板的个数为至少两个；
所述显示驱动集成电路与一行所述显示面板对应；
所述显示驱动集成电路通过所述起始信号端与相应行显示面板电连接，用于在接收到所述使能控制信号时，通过所述起始信号端为所述相应行显示面板中的扫描驱动电路提供相应的起始信号；
所述显示面板包括栅线和电源电压线，所述栅线沿行方向延伸，所述电源电压线沿列方向延伸。
可选的，本公开至少一实施例所述的拼接显示装置还包括N个柔性电路板；所述柔性电路板与所述显示驱动集成电路对应；所述检测电路包括使能控制信号输出端；
所述检测电路的使能控制信号输出端通过所述柔性电路板与相应的显示驱动集成电路电连接，所述检测电路通过所述柔性电路板为相应的显示驱动 集成电路提供所述使能控制信号。
可选的，所述拼接显示装置还包括至少两个显示面板；所述拼接显示装置包括一个所述显示驱动集成电路；
所述显示驱动集成电路通过所述起始信号端与所述至少两个显示面板电连接，用于在接收到所述使能控制信号时，通过所述起始信号端为所述至少两个显示面板中的扫描驱动电路提供相应的起始信号。
可选的，本公开至少一实施例所述的拼接显示装置还包括一个柔性电路板；所述检测电路包括使能控制信号输出端；
所述检测电路的使能控制信号输出端通过所述柔性电路板与所述显示驱动集成电路电连接，所述检测电路通过所述柔性电路板为使能电路提供使能控制信号。
本公开实施例所述的起始信号提供模组、方法和拼接显示装置能保证至少两个显示面板可以同步显示，不会出现不同显示面板带来的画质损失。
附图说明
图1是本公开至少一实施例所述的起始信号提供模组的结构图；
图2是本公开至少一实施例所述的起始信号提供模组的结构图；
图3是本公开至少一实施例所述的起始信号提供模组的结构图；
图4是本公开至少一实施例所述的起始信号提供模组的电路图；
图5是本公开所述的起始信号提供模组中的检测电路的至少一实施例的结构图；
图6是设置于第n显示面板的周边区域的信号生成电路11和使能电路12的示意图；
图7是本公开至少一实施例所述的拼接显示装置的结构示意图；
图8是本公开至少一实施例所述的拼接显示装置的结构示意图；
图9是本公开至少一实施例所述的拼接显示装置的工作流程图。
具体实施方式
下面将结合本公开实施例中的附图，对本公开实施例中的技术方案进行 清楚、完整地描述，显然，所描述的实施例仅仅是本公开一部分实施例，而不是全部的实施例。基于本公开中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本公开保护的范围。
本公开所有实施例中采用的晶体管均可以为三极管、薄膜晶体管或场效应管或其他特性相同的器件。在本公开实施例中，为区分晶体管除控制极之外的两极，将其中一极称为第一极，另一极称为第二极。
在实际操作时，当所述晶体管为三极管时，所述控制极可以为基极，所述第一极可以为集电极，所述第二极可以发射极；或者，所述控制极可以为基极，所述第一极可以为发射极，所述第二极可以集电极。
在实际操作时，当所述晶体管为薄膜晶体管或场效应管时，所述控制极可以为栅极，所述第一极可以为漏极，所述第二极可以为源极；或者，所述控制极可以为栅极，所述第一极可以为源极，所述第二极可以为漏极。
本公开实施例所述的起始信号提供模组应用于拼接显示装置，所述拼接显示装置包括至少两个显示面板；所述显示面板包括扫描驱动电路；所述扫描驱动电路包括多个级联的扫描驱动单元；所述起始信号提供模组包括检测电路、多个信号生成电路和多个使能电路；所述信号生成电路与所述显示面板对应，所述使能电路分别与所述显示面板和所述信号生成电路对应；
所述信号生成电路被配置为当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，生成并向所述检测电路提供反馈信号；
所述检测电路与所述多个信号生成电路电连接，被配置为根据来自至少两个所述信号生成电路的所述反馈信号，提供使能控制信号至与所述至少两个信号生成电路对应的使能电路；
所述使能电路被配置为在接收到所述使能控制信号时，控制向对应的显示面板包括的扫描驱动电路提供起始信号。
本公开实施例所述的起始信号提供模组在工作时，当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路生成并向所述检测电路提供反馈信号；所述检测电路根据来自至少两个所述信号生成电路的所述反馈信号，提供使能控制信号至与所 述至少两个信号生成电路对应的使能电路；所述使能电路在接收到所述使能控制信号时，控制向对应的显示面板包括的扫描驱动电路提供起始信号，以保证拼接显示装置包括的至少两个显示面板可以同步显示，不会出现不同显示面板带来的画质损失。
可选的，第n信号生成电路可以与所述拼接显示装置包括的第n显示面板对应，第n使能电路可以分别与所述第n显示面板和所述第n信号生成电路对应；n为正整数。
在本公开至少一实施例中，例如，当所述拼接显示装置包括九个显示面板时，而其中的至少两个显示面板需要同步显示时，则所述检测电路在接收到来自该至少两个显示面板的反馈信号时，即可通过与该至少两个显示面板对应的使能电路，分别为对应的显示面板中的扫描驱动电路提供扫描信号，以实现该至少两个显示面板的同步显示。
在本公开至少一实施例中，例如，当所述拼接显示装置包括九个显示面板时，而所述九个显示面板都需要同步显示时，则所述检测电路在接收到来自所述九个显示面板的反馈信号时，才能通过与所述九个显示面板对应的使能电路，分别为对应的显示面板中的扫描驱动电路提供扫描信号，以实现所述九个显示面板的同步显示。
可选的，所述扫描驱动电路可以为栅极驱动电路或发光控制信号生成电路，但不以此为限，所述扫描驱动电路也可以为其他的生成相应的扫描驱动信号的电路。
可选的，所述信号生成电路可以包括指示信号输出端，所述信号生成电路分别与对应的显示面板中的扫描驱动电路的第一级扫描驱动信号输出端和对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端电连接，用于当所述第一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第一电压信号，当所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第二电压信号；所述反馈信号为所述第二电压信号；
所述检测电路包括使能控制信号输出端，所述检测电路分别与所述多个信号生成电路包括的指示信号输出端电连接，用于当至少两个所述信号生成 电路包括的指示信号输出端都输出第二电压信号时，通过所述使能控制信号输出端，向与所述至少两个信号生成电路对应的所述使能电路提供使能控制信号；
所述使能电路与起始信号端电连接，用于在接收到所述使能控制信号时，控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号。
本公开至少一实施例所述的起始信号提供模组在工作时，当所述拼接显示装置包括的至少两个显示面板中的扫描驱动电路中的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，与该至少两个显示面板对应的所述信号生成电路向所述检测电路提供第二电压信号，所述检测电路向与该至少两个显示面板对应的使能电路提供使能控制信号，以控制所述使能电路向与其对应的显示面板包括的扫描驱动电路的第一级扫描驱动单元提供起始信号，以保证拼接显示装置包括的至少两个显示面板可以同步显示，不会出现不同显示面板带来的画质损失；
并且，当对应的显示面板中的扫描驱动电路的第一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第一电压信号，以对所述对应的指示信号输出端输出的信号进行复位，以不会影响下一显示周期的不同显示面板的同步显示。
在本公开实施例中，所述拼接显示装置包括拼接在一起的至少两个显示面板。
采用本公开实施例所述的起始信号提供模组，可以在所述拼接显示装置包括的至少两个显示面板中的扫描驱动电路都完成了扫描之后，才控制所述拼接显示装置包括的所有显示面板开始下一次扫描，可以保证同步显示。
本公开至少一实施例所述的起始信号提供模组工作时，在每一帧显示画面之前，都会对扫描驱动电路的输出状态进行判断和同步处理，消除由于扫描驱动时序错位带来的显示异常。
在本公开至少一实施例中，当所述第一电压信号为高电压信号时，所述第二电压信号可以为低电压信号；或者，当所述第一电压信号为低电压信号时，所述第二电压信号可以为高电压信号。
在本公开至少一实施例中，所述第一级扫描驱动信号输出端可以为所述扫描驱动电路中的第一级扫描驱动单元的扫描驱动信号输出端，所述最后一级扫描驱动信号输出端可以为所述扫描驱动电路中的最后一级扫描驱动单元的扫描驱动信号输出端。
在本公开至少一实施例中，所述有效的扫描驱动信号指的是能够使得显示面板中的像素电路包括的接入所述扫描驱动信号的晶体管打开的扫描驱动信号；例如，当所述晶体管为n型晶体管时，所述有效的扫描驱动信号可以为高电压信号；当所述晶体管为p型晶体管时，所述有效的扫描驱动信号可以为低电压信号。
可选的，所述显示面板可以包括多行多列像素电路；所述晶体管可以为数据写入晶体管，但不以此为限；所述像素电路的至少一实施例可以包括所述数据写入晶体管、驱动晶体管和发光元件；所述数据写入晶体管的栅极与相应行栅线电连接，所述数据写入晶体管的第一极与相应列数据线电连接，所述数据写入晶体管的第二极与所述驱动晶体管的栅极电连接；所述驱动晶体管的第一极可以与电源电压线电连接，所述驱动晶体管的第二极可以与所述发光元件电连接。以上仅对所述像素电路的结构进行举例说明，并不用于对像素电路的结构进行限定。
下面通过检测电路与所述多个信号生成电路中的一个信号生成电路、所述多个使能电路中的一个使能电路之间的信号传递来说明本公开至少一实施例所述的起始信号提供模组的工作过程。
如图1所示，本公开至少一实施例所述的起始信号提供模组可以包括检测电路10、信号生成电路11和使能电路12；所述信号生成电路11和所述使能电路12对应于所述拼接显示装置中的第n显示面板，n为正整数；
所述信号生成电路11包括第n指示信号输出端Sn，所述信号生成电路11分别与第n显示面板中的扫描驱动电路中的第一级扫描驱动信号输出端Gn1和所述第n显示面板中的扫描驱动电路中的最后一级扫描驱动信号输出端Gne电连接，用于当Gn1输出低电压信号时，控制通过Sn输出高电压信号，并当Gne输出低电压信号时，控制通过Sn输出低电压信号；
所述检测电路10包括使能控制信号输出端E1，所述检测电路10与Sn 电连接，所述检测电路10用于当至少两个信号生成电路包括的指示信号输出端都输出低电压信号时，通过E1向所述使能电路12提供使能控制信号；
所述使能电路12分别与所述使能控制信号输出端E1和起始电压端I1电连接，用于在接收到所述使能控制信号后，控制通过所述起始电压端I1向所述第n显示面板中的第一级扫描驱动单元提供起始信号。
在图1所示的至少一实施例中，所述第一电压信号为高电压信号，所述第二电压信号为低电压信号，有效的扫描驱动信号为低电压信号，但不以此为限。
在本公开至少一实施例中，所述信号生成电路可以包括第一生成电路和第二生成电路；
所述第一生成电路分别与第一电压端、对应的所述指示信号输出端和对应的显示面板中的扫描驱动电路的第一级扫描驱动信号输出端电连接，用于当对应的显示面板中的扫描驱动电路的所述第一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制对应的所述指示信号输出端与所述第一电压端之间连通；所述第一电压端用于提供所述第一电压信号；
所述第二生成电路分别与第二电压端、对应的所述指示信号输出端和对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端电连接，用于当对应的显示面板中的扫描驱动电路的所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端与所述第二电压端之间连通；所述第二电压端用于提供第二电压信号。
在具体实施时，所述信号生成电路可以包括第一生成电路和第二生成电路，所述第一生成电路在所述第一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制对应的指示信号输出端输出第一电压信号，所述第二生成电路用于在所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制对应的指示信号输出端输出第二电压信号。
如图2所示，所述信号生成电路可以包括第一生成电路21和第二生成电路22；所述信号生成电路对应于所述拼接显示装置中的第n显示面板，n为正整数；
所述第一生成电路21分别与高电压端、第n指示信号输出端Sn和第n 显示面板中的扫描驱动电路的第一级扫描驱动信号输出端Gn1电连接，用于当所述第一级扫描驱动信号输出端Gn1输出低电压信号时，控制所述第n指示信号输出端Sn与所述高电压端之间连通；所述高电压端用于提供高电压信号V1；
所述第二生成电路22分别与低电压端、所述第n指示信号输出端Sn和第n显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端Gne电连接，用于当所述最后一级扫描驱动信号输出端Gne输出低电压信号时，控制通过对应的指示信号输出端与低电压端之间连通；所述低电压端用于提供低电压信号V2。
可选的，所述第一生成电路包括第一晶体管，所述第二生成电路包括第二晶体管；
所述第一晶体管的控制极与对应的显示面板中的扫描驱动电路的所述第一级扫描驱动信号输出端电连接，所述第一晶体管的第一极与所述第一电压端电连接，所述第一晶体管的第二极与对应的所述指示信号输出端电连接；
所述第二晶体管的控制极与对应的显示面板中的扫描驱动电路的所述最后一级扫描驱动信号输出端电连接，所述第二晶体管的第一极与所述第二电压端电连接，所述第二晶体管的第二极与对应的所述指示信号输出端电连接。
如图3所示，在图2所示的起始信号提供模组的至少一实施例的基础上，所述第一生成电路21可以包括第一晶体管T1，所述第二生成电路21可以包括第二晶体管T2；
所述第一晶体管T1的栅极与所述第一级扫描驱动信号输出端Gn1电连接，所述第一晶体管T1的源极与所述高电压端电连接，所述第一晶体管T1的漏极与所述第n指示信号输出端Sn电连接；所述高电压端用于提供高电压信号V1；
所述第二晶体管T2的栅极与所述最后一级扫描驱动信号输出端Gne电连接，所述第二晶体管T2的源极与所述低电压端电连接，所述第二晶体管T2的漏极与所述第n指示信号输出端Sn电连接；所述低电压端用于提供低电压信号V2。
在图3所示的至少一实施例中，T1和T2都为p型薄膜晶体管，但不以 此为限。
如图3所示的起始信号提供模组的至少一实施例在工作时，当Gn1提供低电压信号时，Gne提供高电压信号，T1打开，T2关断，以使得Sn输出高电压信号；当Gne提供低电压信号时，Gn1提供高电压信号，T1关断，T2打开，以使得Sn输出低电压信号。
可选的，所述使能电路包括第三晶体管；
所述第三晶体管的控制极与所述使能控制信号输出端电连接，所述第三晶体管的第一极与所述起始信号端电连接，所述第三晶体管的第二极与所述对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元的输入端电连接；
所述起始信号端用于提供起始信号。
如图4所示，在图3所示的起始信号提供模组的至少一实施例的基础上，所述使能电路12包括第三晶体管T3；
T3的栅极与所述使能控制信号输出端E1电连接，T3的源极与起始信号端I1电连接，T3的漏极与第n显示面板包括的扫描驱动电路中的第一级扫描驱动单元Gn1的输入端电连接。
在图4所示的至少一实施例中，T3为p型薄膜晶体管，但不以此为限。
本公开如图4所示的起始信号提供模组的至少一实施例在工作时，当至少两个信号生成电路包括的指示信号输出端都输出低电压信号时，检测电路10通过E1向T3的栅极提供使能控制信号(在图4所示的至少一实施例中，所述使能控制信号可以为低电压信号)，以使得T3打开，从而使得I1与Gn1的输入端之间连通，通过I1提供起始信号至Gn1的输入端。
本公开至少一实施例所述的起始信号提供模组在工作时，当检测电路10判断到至少两个信号生成电路包括的指示信号输出端都输出低电压信号时，也即所述拼接显示装置包括的至少两个显示面板中的最后一级扫描驱动单元都输出有效的扫描驱动信号时，所述检测电路10(所述检测电路10可以设置于所述拼接显示装置包括的主板上)反馈使能控制信号至T3的栅极和所述拼接显示装置包括的显示驱动集成电路，控制T3打开，所述显示驱动集成电路在接收到所述使能控制信号后，向起始信号端I1提供起始信号，以能够将 起始信号提供至所述拼接显示装置中的至少两个显示面板包括的扫描驱动电路中的第一级扫描驱动单元的输入端，以使得至少两个显示面板进行扫描。
在本公开至少一实施例中，所述检测电路可以包括或门和使能控制信号生成电路；所述第一电压信号为高电压信号，所述第二电压信号为低电压信号；
所述或门的多个输入端分别与所述多个信号生成电路包括的指示信号输出端电连接，所述或门的输出端与所述使能控制信号生成电路电连接；
所述使能控制信号生成电路与所述使能控制信号输出端电连接，用于当所述或门的输出端输出低电压信号时，控制通过所述使能控制信号输出端输出所述使能控制信号。
在具体实施时，所述检测电路可以包括或门和使能控制信号生成电路，当所述或门输出低电压信号时，所述使能控制信号生成电路输出使能控制信号，所述检测电路可以设置于所述拼接显示装置中的主板上。
如图5所示，在本公开所述的起始信号提供模组的至少一实施例中，所述检测电路可以包括或门R1和使能控制信号生成电路50；所述第一电压信号为高电压信号，所述第二电压信号为低电压信号；
所述或门R1的多个输入端分别与所述多个信号生成电路包括的指示信号输出端电连接，所述或门的输出端与所述使能控制信号生成电路50电连接；
所述使能控制信号生成电路50与所述使能控制信号输出端E1电连接，用于当所述或门R1的输出端输出低电压信号时，控制通过所述使能控制信号输出端E1输出所述使能控制信号。
本公开如图5所述的检测电路的至少一实施例在工作时，当所述多个信号生成电路包括的指示信号输出端都输出低电压信号时，R1输出低电压信号，此时所述使能控制信号生成电路50输出使能控制信号，当存在至少一指示信号输出端输出高电压信号时，R1输出高电压信号。
可选的，所述信号生成电路设置于对应的显示面板的周边区域。
在本公开至少一实施例中，所述周边区域为所述显示面板上除了有效显示区域之外的区域，所述周边区域可以围绕所述有效显示区域设置。
如图6所示，标号为6n的为所述拼接显示装置包括的第n显示面板， A0为第n显示面板6n的有效显示区域，所述第n显示面板6n上的除了A0之外的区域为周边区域；
本公开至少一实施例所述的起始信号提供模组中的信号生成电路11和所述使能电路12可以都设置于第n显示面板6n的周边区域；
在图6中，标号为7n的为第n显示面板6n包括的扫描驱动电路，标号为Bn1的为扫描驱动电路7n包括的第一级栅极驱动单元，标号为Bne的为所述扫描驱动电路7n包括的最后一级栅极驱动单元；
所述信号生成电路11分别与扫描驱动电路7n包括的第一级栅极驱动单元Bn1的栅极驱动信号输出端和扫描驱动电路7n包括的最后一级栅极驱动单元Bne的栅极驱动信号输出端电连接；
所述使能电路12与所述扫描驱动电路7n包括的第一级栅极驱动单元Bn1的输入端电连接。
可选的，所述信号生成电路包括指示信号输出端，所述信号生成电路与对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端电连接，用于当所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第三电压信号至所述检测电路；所述反馈信号为所述第三电压信号；
所述检测电路包括使能控制信号输出端，所述检测电路分别与所述多个信号生成电路包括的指示信号输出端电连接，用于当至少两个所述信号生成电路包括的指示信号输出端都输出第三电压信号时，通过所述使能控制信号输出端，向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
所述使能电路分别与起始信号端和所述指示信号输出端电连接，用于在接收到所述使能控制信号时，控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号，并向对应的信号生成电路的指示信号输出端提供第四电压信号。
在本公开至少一实施例中，所述第三电压信号与所述第四电压信号不同，例如，所述第三电压信号可以为高电压信号，所述第四电压信号可以为低电压信号；或者，所述第三电压信号可以为低电压信号，所述第四电压信号可以为高电压信号。
本公开至少一实施例所述的起始信号提供模组在工作时，当所述拼接显示装置包括的至少两个显示面板中的扫描驱动电路中的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，与该至少两个显示面板对应的所述信号生成电路向所述检测电路提供第四电压信号，所述检测电路向与该至少两个显示面板对应的使能电路提供使能控制信号，以控制所述使能电路向与其对应的显示面板包括的扫描驱动电路的第一级扫描驱动单元提供起始信号，以保证拼接显示装置包括的至少两个显示面板可以同步显示，不会出现不同显示面板带来的画质损失，并且，所述使能电路向对应的信号生成电路的指示信号输出端提供第四电压信号，以对所述指示信号输出端提供的信号进行复位，以不影响下一显示周期的同步显示控制。本公开实施例所述的起始信号提供方法，应用于上述的起始信号提供模组，所述起始信号提供方法包括：
当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，信号生成电路生成并向检测电路提供反馈信号；
所述检测电路根据来自至少两个所述信号生成电路的所述反馈信号，提供使能控制信号至与所述至少两个信号生成电路对应的使能电路；
在所述使能电路接收到所述使能控制信号时，控制向对应的显示面板包括的扫描驱动电路提供起始信号。
在本公开实施例所述的起始信号提供方法中，当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路生成并向所述检测电路提供反馈信号；所述检测电路根据来自至少两个所述信号生成电路的所述反馈信号，提供使能控制信号至与所述至少两个信号生成电路对应的使能电路；所述使能电路在接收到所述使能控制信号时，控制向对应的显示面板包括的扫描驱动电路提供起始信号，以保证拼接显示装置包括的至少两个显示面板可以同步显示，不会出现不同显示面板带来的画质损失。
可选的，本公开至少一实施例所述的起始信号提供方法包括：
当对应的显示面板中的扫描驱动电路的所述第一级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路控制通过对应的指示信号输出端输出第一电压信号，当对应的显示面板中的扫描驱动电路的所述最后一 级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路控制通过对应的指示信号输出端输出第二电压信号；所述反馈信号为所述第二电压信号；
至少两个所述信号生成电路包括的指示信号输出端都输出第二电压信号时，所述检测电路通过所述使能控制信号输出端，向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
在所述使能电路接收到所述使能控制信号时，所述使能电路控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号。
在本公开至少一实施例所述的起始信号提供方法中，当所述拼接显示装置包括的至少两个显示面板中的扫描驱动电路中的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，与该至少两个显示面板对应的所述信号生成电路向所述检测电路提供第二电压信号，所述检测电路向与该至少两个显示面板对应的使能电路提供使能控制信号，以控制所述使能电路向与其对应的显示面板包括的扫描驱动电路的第一级扫描驱动单元提供起始信号，以保证拼接显示装置包括的至少两个显示面板可以同步显示，不会出现不同显示面板带来的画质损失；
并且，当对应的显示面板中的扫描驱动电路的第一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第一电压信号，以对所述对应的指示信号输出端输出的信号进行复位，以不会影响下一显示周期的不同显示面板的同步显示。
可选的，本公开至少一实施例所述的起始信号提供方法包括：
当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路控制通过对应的指示信号输出端输出第三电压信号至所述检测电路；所述反馈信号为所述第三电压信号；
当至少两个所述信号生成电路包括的指示信号输出端都输出第三电压信号时，所述检测电路向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
在所述使能电路接收到所述使能控制信号时，所述使能电路控制通过所 述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号，以保证拼接显示装置包括的至少两个显示面板可以同步显示，不会出现不同显示面板带来的画质损失；并且，所述使能电路向对应的信号生成电路的指示信号输出端提供第四电压信号，以对所述指示信号输出端提供的信号进行复位，以不影响下一显示周期的同步显示控制。
本公开实施例所述的拼接显示装置包括上述的起始信号提供模组。
在本公开至少一实施例中，所述拼接显示装置还可以包括主板和显示驱动集成电路；所述起始信号提供模组包括的检测电路可以设置于所述主板上；所述使能电路与起始信号端电连接
所述检测电路还用于将使能控制信号提供至所述显示驱动电路；
所述显示驱动集成电路用于在接收到所述使能控制信号时，向所述起始信号端提供起始信号。
在具体实施时，所述起始信号提供模组采用的检测电路可以设置于所述拼接显示装置包括的主板上，所述显示驱动集成电路在接收到使能控制信号时提供起始信号至起始信号端。
可选的，所述拼接显示装置可以还包括N行至少一列显示面板；所述拼接显示装置包括N个所述显示驱动集成电路；N为正整数；所述拼接显示装置包括的显示面板的个数为至少两个；
所述显示驱动集成电路与一行所述显示面板对应；
所述显示驱动集成电路包括起始信号端，所述显示驱动集成电路通过所述起始信号端与相应行显示面板电连接，用于在接收到所述使能控制信号时，通过所述起始信号端为所述相应行显示面板中的扫描驱动电路提供相应的起始信号；
所述显示面板包括栅线和电源电压线，所述栅线沿行方向延伸，所述电源电压线沿列方向延伸。
在本公开至少一实施例中，当所述拼接显示装置包括N行显示面板时，可以仅采用N个显示驱动集成电路，也即一行显示面板共用一显示驱动集成电路。
在相关的拼接显示装置(所述拼接显示装置包括的显示面板可以为 AMOLED(有源矩阵有机发光二极管)显示产品)中，一块显示面板对应一颗DDIC(显示驱动集成电路)和一个FPC(柔性电路板)，成本消耗巨大。基于此，在本公开至少一实施例中，可以将一行显示面板设置为共用一显示驱动集成电路和一个柔性电路板，所述显示驱动集成电路通过所述柔性电路板与所述主板电连接。
在本公开至少一实施例所述的拼接显示装置中，各显示面板通常为中小尺寸显示面板，例如，当本公开至少一实施例所述的拼接显示装置包括3行3列显示面板时，同一行显示面板可以共用一颗显示驱动集成电路。所述显示面板可以包括沿第一方向延伸的栅线和沿第二方向延伸的电源电压线，所述显示面板包括的数据线也可以沿第二方向延伸(所述第一方向与所述第二方向相交)，则所述拼接显示装置包括的同一行显示面板可以沿第一方向排列。
当所述拼接显示装置包括的显示面板为AMOLED显示面板时，由于AMOLED显示面板采用电流型驱动方式，流过AMOLED显示面板包括的有机发光二极管的电流与电源电压线提供的电源电压信号的电压值相关，在高亮度下，高电流会在电源电压线的延伸方向上产生较大的电压降，因此如果同一列显示面板共用一颗DDIC时，位于同一列的不同显示面板接收到的电源电压信号的电位差距会比较大，会导致显示亮度差异较大，影响显示效果。
在本公开至少一实施例中，DDIC并不为显示面板提供电源电压信号，但是，提供电源电压信号的线路经过DDCI供给到所述显示面板。
可选的，DDIC为所述显示面板提供数据电压。
本公开至少一实施例所述的拼接显示装置还可以包括N个柔性电路板；所述柔性电路板与所述显示驱动集成电路对应；所述检测电路包括使能控制信号端；
所述检测电路的使能控制信号输出端通过所述柔性电路板与相应的显示驱动集成电路电连接，所述检测电路通过所述柔性电路板为相应的显示驱动集成电路提供所述使能控制信号。
在具体实施时，在所述柔性电路板上，可以设置有所述显示驱动集成电路的外围电路，并且所述主板可以通过通信接口与柔性电路板电连接，所述柔性电路板可以通过所述通信接口接收来自所述主板的信号，并将所述信号 传送至相应的所述显示驱动集成电路。
如图7所示，本公开至少一实施例所述的拼接显示装置可以包括第一行第一列显示面板81、第一行第二列显示面板82、第一行第三列显示面板83、第二行第一列显示面板84、第二行第二列显示面板85、第二行第三列显示面板86、第三行第一列显示面板87、第三行第二列显示面板88、第三行第三列显示面板89、主板90、第一显示驱动集成电路91、第一柔性电路板92、第二显示驱动集成电路93、第二柔性电路板94、第三显示驱动集成电路95和第三柔性电路板96；
所述主板90通过第一柔性电路板92与第一显示驱动集成电路91电连接，第一显示驱动集成电路91用于在接收到所述使能控制信号时，为第一行第一列显示面板81、第一行第二列显示面板82和第一行第三列显示面板83提供起始信号；
所述主板90通过第二柔性电路板94为第二显示驱动集成电路93电连接，第二显示驱动集成电路93用于在接收到所述使能控制信号时，为第二行第一列显示面板84、第二行第二列显示面板85和第二行第三列显示面板86提供起始信号；
所述主板90通过第三柔性电路板96为第三显示驱动集成电路95电连接，所述第三显示驱动集成电路95用于在接收到所述使能控制信号时，为第三行第一列显示面板87、第三行第二列显示面板88和第三行第三列显示面板89提供起始信号。
在图7所示的至少一实施例中，所述第一显示驱动集成电路91还可以用于为第一行第一列显示面板81、第一行第二列显示面板82和第一行第三列显示面板83分别提供相应的数据电压，用于为第一行第一列显示面板81、第一行第二列显示面板82和第一行第三列显示面板83提供电源电压信号；
第二显示驱动集成电路93还可以用于为第二行第一列显示面板84、第二行第二列显示面板85和第二行第三列显示面板86分别提供相应的数据电压，用于为第二行第一列显示面板84、第二行第二列显示面板85和第二行第三列显示面板86提供电源电压信号；
第三显示驱动集成电路95还可以用于为第三行第一列显示面板87、第 三行第二列显示面板88和第三行第三列显示面板89分别提供相应的数据电压，用于为第三行第一列显示面板87、第三行第二列显示面板88和第三行第三列显示面板89提供电源电压信号。
在图7所示的至少一实施例中，第二显示驱动集成电路93和第二柔性电路板94可以贴设于第一行显示面板的不用于显示的表面上，第三显示驱动集成电路95和第三柔性电路板96可以设置于第二行显示面板的不用于显示的表面上。
在图7所示的至少一实施例中，第一方向可以为水平方向，第二方向可以为竖直方向。
可选的，本公开至少一实施例所述的拼接显示装置还可以包括至少两个显示面板；所述拼接显示装置包括一个所述显示驱动集成电路；
所述显示驱动集成电路包括起始信号端，所述显示驱动集成电路通过所述起始信号端与所述至少两个显示面板电连接，用于在接收到所述使能控制信号时，通过所述起始信号端为所述至少两个显示面板中的扫描驱动电路提供相应的起始信号。
在本公开至少一实施例中，本公开至少一实施例所述的拼接显示装置也可以仅包括一个DDIC，DDIC分别为所述拼接显示装置包括的至少两个显示面板提供起始信号。
在具体实施时，本公开至少一实施例所述的拼接显示装置还可以包括一个柔性电路板；所述检测电路包括使能信号输出端；
所述检测电路的使能控制信号输出端通过所述柔性电路板与所述显示驱动集成电路电连接，所述检测电路通过所述柔性电路板为使能电路提供使能控制信号。
如图8所示，本公开至少一实施例所述的拼接显示装置80可以包括第一行第一列显示面板81、第一行第二列显示面板82、第一行第三列显示面板83、第二行第一列显示面板84、第二行第二列显示面板85、第二行第三列显示面板86、第三行第一列显示面板87、第三行第二列显示面板88、第三行第三列显示面板89、主板90、显示驱动集成电路101和柔性电路板102；
所述主板90通过所述柔性电路板102与所述显示驱动成电路101电连接；
所述显示驱动集成电路101分别与第一行第一列显示面板81、第一行第二列显示面板82、第一行第三列显示面板83、第二行第一列显示面板84、第二行第二列显示面板85、第二行第三列显示面板86、第三行第一列显示面板87、第三行第二列显示面板88、第三行第三列显示面板89电连接，用于为第一行第一列显示面板81、第一行第二列显示面板82、第一行第三列显示面板83、第二行第一列显示面板84、第二行第二列显示面板85、第二行第三列显示面板86、第三行第一列显示面板87、第三行第二列显示面板88、第三行第三列显示面板89分别提供电源电压信号和相应的数据电压；
所述显示驱动集成电路101还用于在接收到所述使能控制信号时，为第一行第一列显示面板81、第一行第二列显示面板82、第一行第三列显示面板83、第二行第一列显示面板84、第二行第二列显示面板85、第二行第三列显示面板86、第三行第一列显示面板87、第三行第二列显示面板88、第三行第三列显示面板89提供起始信号。
在图8所示的至少一实施例中，所述显示驱动集成电路101可以贴设于第二行第一列显示面板84、第二行第二列显示面板85、第二行第三列显示面板86的不用于显示的表面上，所述显示驱动集成电路101设置于第一行显示面板和第三行显示面板之间，从而使得所述显示驱动集成电路101与各行显示面板之间的端口在列方向上的距离不大，从而可以改善各显示面板上的像素电路接收到的电源电压信号的电压值的差距大的现象。
在图8所示的至少一实施例中，所述第一方向可以为水平方向，第二方向可以为竖直方向。
如图9所示，本公开实施例所述的拼接显示装置在工作时，在显示第m帧数据(m为正整数)时，当所述拼接显示装置包括的至少两个显示面板完成扫描驱动时(也即，当至少两个显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时)，该至少两个显示面板对应的信号生成电路通过对应的指示信号输出端向检测电路提供反馈信号，检测电路向所述至少两个显示面板对应的使能电路提供使能控制信号，所述使能电路在接收到所述使能控制信号时，显示驱动集成电路向对应的显示面板包括的扫描驱动电路提供起始信号，以使得所述至少两个显示面板开始显示第 m+1帧数据，并对所述对应的指示信号输出端提供的信号进行复位，以便进行下一次同步显示控制。
本公开实施例所提供的拼接显示装置可以为手机、平板电脑、电视机、显示器、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。
以上所述是本公开的优选实施方式，应当指出，对于本技术领域的普通技术人员来说，在不脱离本公开所述原理的前提下，还可以作出若干改进和润饰，这些改进和润饰也应视为本公开的保护范围。

Claims (17)

  1. 一种起始信号提供模组，应用于拼接显示装置，所述拼接显示装置包括至少两个显示面板；所述显示面板包括栅极驱动电路；所述扫描驱动电路包括多个级联的扫描驱动单元；所述起始信号提供模组包括检测电路、多个信号生成电路和多个使能电路；所述信号生成电路与所述显示面板对应，所述使能电路分别与所述显示面板和所述信号生成电路对应；
    所述信号生成电路被配置为当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，生成并向所述检测电路提供反馈信号；
    所述检测电路与所述多个信号生成电路电连接，被配置为根据来自至少两个所述信号生成电路的所述反馈信号，提供使能控制信号至与所述至少两个信号生成电路对应的使能电路；
    所述使能电路被配置为在接收到所述使能控制信号时，控制向对应的显示面板包括的扫描驱动电路提供起始信号。
  2. 如权利要求1所述的起始信号提供模组，其中，所述信号生成电路包括指示信号输出端，所述信号生成电路分别与对应的显示面板中的扫描驱动电路的第一级扫描驱动信号输出端和对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端电连接，用于当所述第一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第一电压信号，当所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第二电压信号；所述反馈信号为所述第二电压信号；
    所述检测电路包括使能控制信号输出端，所述检测电路分别与所述多个信号生成电路包括的指示信号输出端电连接，用于当至少两个所述信号生成电路包括的指示信号输出端都输出第二电压信号时，通过所述使能控制信号输出端，向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
    所述使能电路与起始信号端电连接，用于在接收到所述使能控制信号时，控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级 扫描驱动单元提供起始信号。
  3. 如权利要求2所述的起始信号提供模组，其中，所述信号生成电路包括第一生成电路和第二生成电路；
    所述第一生成电路分别与第一电压端、对应的所述指示信号输出端和对应的显示面板中的扫描驱动电路的第一级扫描驱动信号输出端电连接，用于当对应的显示面板中的扫描驱动电路的所述第一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制对应的所述指示信号输出端与所述第一电压端之间连通；所述第一电压端用于提供所述第一电压信号；
    所述第二生成电路分别与第二电压端，对应的所述指示信号输出端和对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端电连接，用于当对应的显示面板中的扫描驱动电路的所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制对应的指示信号输出端与所述第二电压端之间连通；所述第二电压端用于提供第二电压信号。
  4. 如权利要求3所述的起始信号提供模组，其中，所述第一生成电路包括第一晶体管，所述第二生成电路包括第二晶体管；
    所述第一晶体管的控制极与对应的显示面板中的扫描驱动电路的所述第一级扫描驱动信号输出端电连接，所述第一晶体管的第一极与所述第一电压端电连接，所述第一晶体管的第二极与对应的所述指示信号输出端电连接；
    所述第二晶体管的控制极与对应的显示面板中的扫描驱动电路的所述最后一级扫描驱动信号输出端电连接，所述第二晶体管的第一极与所述第二电压端电连接，所述第二晶体管的第二极与对应的所述指示信号输出端电连接。
  5. 如权利要求2所述的起始信号提供模组，其中，所述使能电路包括第三晶体管；
    所述第三晶体管的控制极与所述使能控制信号输出端电连接，所述第三晶体管的第一极与所述起始信号端电连接，所述第三晶体管的第二极与所述对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元的输入端电连接；
    所述起始信号端用于提供起始信号。
  6. 如权利要求2所述的起始信号提供模组，其中，所述检测电路包括或 门和使能控制信号生成电路；所述第一电压信号为高电压信号，所述第二电压信号为低电压信号；
    所述或门的多个输入端分别与所述多个信号生成电路包括的指示信号输出端电连接，所述或门的输出端与所述使能控制信号生成电路电连接；
    所述使能控制信号生成电路与所述使能控制信号输出端电连接，用于当所述或门的输出端输出低电压信号时，控制通过所述使能控制信号输出端输出所述使能控制信号。
  7. 如权利要求1所述的起始信号提供模组，其中，所述信号生成电路包括指示信号输出端，所述信号生成电路与对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端电连接，用于当所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，控制通过对应的指示信号输出端输出第三电压信号至所述检测电路；所述反馈信号为所述第三电压信号；
    所述检测电路包括使能控制信号输出端，所述检测电路分别与所述多个信号生成电路包括的指示信号输出端电连接，用于当至少两个所述信号生成电路包括的指示信号输出端都输出第三电压信号时，通过所述使能控制信号输出端，向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
    所述使能电路分别与起始信号端和所述指示信号输出端电连接，用于在接收到所述使能控制信号时，控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号，并向对应的信号生成电路的指示信号输出端提供第四电压信号。
  8. 如权利要求1至7中任一权利要求所述的起始信号提供模组，其中，所述信号生成电路设置于对应的显示面板的周边区域。
  9. 一种起始信号提供方法，应用于如权利要求1至8中任一权利要求所述的起始信号提供模组，所述起始信号提供方法包括：
    当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，信号生成电路生成并向检测电路提供反馈信号；
    所述检测电路根据来自至少两个所述信号生成电路的所述反馈信号，提供使能控制信号至与所述至少两个信号生成电路对应的使能电路；
    在所述使能电路接收到所述使能控制信号时，控制向对应的显示面板包 括的扫描驱动电路提供起始信号。
  10. 如权利要求9所述的起始信号提供方法，其中，包括：
    当对应的显示面板中的扫描驱动电路的所述第一级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路控制通过对应的指示信号输出端输出第一电压信号，当对应的显示面板中的扫描驱动电路的所述最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路控制通过对应的指示信号输出端输出第二电压信号；所述反馈信号为所述第二电压信号；
    至少两个所述信号生成电路包括的指示信号输出端都输出第二电压信号时，所述检测电路向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
    在所述使能电路接收到所述使能控制信号时，所述使能电路控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号。
  11. 如权利要求9所述的起始信号提供方法，其中，包括：
    当对应的显示面板中的扫描驱动电路的最后一级扫描驱动信号输出端输出有效的扫描驱动信号时，所述信号生成电路控制通过对应的指示信号输出端输出第三电压信号至所述检测电路；所述反馈信号为所述第三电压信号；
    当至少两个所述信号生成电路包括的指示信号输出端都输出第三电压信号时，所述检测电路向与所述至少两个信号生成电路对应的使能电路提供使能控制信号；
    在所述使能电路接收到所述使能控制信号时，所述使能电路控制通过所述起始信号端向对应的显示面板包括的扫描驱动电路中的第一级扫描驱动单元提供起始信号，并向对应的信号生成电路的指示信号输出端提供第四电压信号。
  12. 一种拼接显示装置，包括如权利要求1至8中任一权利要求所述的起始信号提供模组。
  13. 如权利要求12所述的拼接显示装置，其中，还包括主板和显示驱动集成电路；所述起始信号提供模组包括的检测电路设置于所述主板上；使能 电路与起始信号端电连接；
    所述检测电路还用于将使能控制信号提供至所述显示驱动电路；
    所述显示驱动集成电路用于在接收到所述使能控制信号时，向所述起始信号端提供起始信号。
  14. 如权利要求13所述的拼接显示装置，其中，所述拼接显示装置还包括N行至少一列显示面板；所述拼接显示装置包括N个所述显示驱动集成电路；N为正整数；所述拼接显示装置包括的显示面板的个数为至少两个；
    所述显示驱动集成电路与一行所述显示面板对应；
    所述显示驱动集成电路通过所述起始信号端与相应行显示面板电连接，用于在接收到所述使能控制信号时，通过所述起始信号端为所述相应行显示面板中的扫描驱动电路提供相应的起始信号；
    所述显示面板包括栅线和电源电压线，所述栅线沿行方向延伸，所述电源电压线沿列方向延伸。
  15. 如权利要求14所述的拼接显示装置，其中，还包括N个柔性电路板；所述柔性电路板与所述显示驱动集成电路对应；所述检测电路包括使能控制信号输出端；
    所述检测电路的使能控制信号输出端通过所述柔性电路板与相应的显示驱动集成电路电连接，所述检测电路通过所述柔性电路板为相应的显示驱动集成电路提供所述使能控制信号。
  16. 如权利要求13所述的拼接显示装置，其中，所述拼接显示装置还包括至少两个显示面板；所述拼接显示装置包括一个所述显示驱动集成电路；
    所述显示驱动集成电路通过所述起始信号端与所述至少两个显示面板电连接，用于在接收到所述使能控制信号时，通过所述起始信号端为所述至少两个显示面板中的扫描驱动电路提供相应的起始信号。
  17. 如权利要求16所述的拼接显示装置，其中，还包括一个柔性电路板；所述检测电路包括使能控制信号输出端；
    所述检测电路的使能控制信号输出端通过所述柔性电路板与所述显示驱动集成电路电连接，所述检测电路通过所述柔性电路板为使能电路提供使能控制信号。
PCT/CN2021/130336 2021-04-23 2021-11-12 起始信号提供模组、方法和拼接显示装置 WO2022222444A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202110440850.3A CN113178159B (zh) 2021-04-23 2021-04-23 起始信号提供模组、方法和拼接显示装置
CN202110440850.3 2021-04-23

Publications (1)

Publication Number Publication Date
WO2022222444A1 true WO2022222444A1 (zh) 2022-10-27

Family

ID=76924327

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/130336 WO2022222444A1 (zh) 2021-04-23 2021-11-12 起始信号提供模组、方法和拼接显示装置

Country Status (2)

Country Link
CN (1) CN113178159B (zh)
WO (1) WO2022222444A1 (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113178159B (zh) * 2021-04-23 2022-11-25 京东方科技集团股份有限公司 起始信号提供模组、方法和拼接显示装置
CN114299819B (zh) * 2021-12-24 2023-06-02 业成科技（成都）有限公司 拼接显示装置及驱动方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015179138A (ja) * 2014-03-19 2015-10-08 株式会社Ｊｖｃケンウッド 液晶表示装置
CN105225651A (zh) * 2015-11-05 2016-01-06 重庆京东方光电科技有限公司 显示调节装置、电源电路、显示装置和显示调节方法
CN109448642A (zh) * 2018-12-13 2019-03-08 厦门天马微电子有限公司 显示模组及其驱动方法和显示装置
CN111210750A (zh) * 2018-11-21 2020-05-29 三星显示有限公司 拼接显示设备
CN111243485A (zh) * 2020-03-05 2020-06-05 深圳市华星光电半导体显示技术有限公司 Goa电路结构、显示面板及显示装置
CN113178159A (zh) * 2021-04-23 2021-07-27 京东方科技集团股份有限公司 起始信号提供模组、方法和拼接显示装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015179138A (ja) * 2014-03-19 2015-10-08 株式会社Ｊｖｃケンウッド 液晶表示装置
CN105225651A (zh) * 2015-11-05 2016-01-06 重庆京东方光电科技有限公司 显示调节装置、电源电路、显示装置和显示调节方法
CN111210750A (zh) * 2018-11-21 2020-05-29 三星显示有限公司 拼接显示设备
CN109448642A (zh) * 2018-12-13 2019-03-08 厦门天马微电子有限公司 显示模组及其驱动方法和显示装置
CN111243485A (zh) * 2020-03-05 2020-06-05 深圳市华星光电半导体显示技术有限公司 Goa电路结构、显示面板及显示装置
CN113178159A (zh) * 2021-04-23 2021-07-27 京东方科技集团股份有限公司 起始信号提供模组、方法和拼接显示装置

Also Published As

Publication number Publication date
CN113178159B (zh) 2022-11-25
CN113178159A (zh) 2021-07-27

Similar Documents

Publication Publication Date Title
CN110178174B (zh) 一种栅极驱动电路及其控制方法、移动终端
US11282452B2 (en) Pixel circuitry and drive method thereof, array substrate, and display panel
US11373602B2 (en) Pixel circuit, method and apparatus for driving the same, array substrate, and display apparatus
WO2022222444A1 (zh) 起始信号提供模组、方法和拼接显示装置
KR101410955B1 (ko) 표시장치 및 표시장치의 구동방법
US10916201B2 (en) Scan circuit, display panel, and display device
US8988321B2 (en) Organic light emitting display device including a plurality of scan driving circuits for driving scan signals corresponding to image signals and black image signals and method of driving the same
WO2020215906A1 (zh) 阵列基板、其驱动方法及显示装置
WO2018223739A1 (zh) 显示驱动电路及其控制方法、显示装置
US20210233446A1 (en) Scan Driving Circuit and Driving Method, Display Device
KR102507208B1 (ko) 유기 발광 표시 장치 및 그 구동방법
JP2012189756A (ja) 駆動用集積回路および電子機器
KR20180014328A (ko) 표시장치, 게이트 드라이버 및 게이트 드라이버의 구동 방법
WO2019007085A1 (zh) 扫描驱动电路及驱动方法、阵列基板和显示装置
JP2006285141A (ja) マトリックス表示装置
WO2020228411A1 (zh) 显示基板及其驱动方法、显示装置
WO2015140861A1 (ja) 画像表示装置及び表示制御方法
US11037501B2 (en) Display panel, method for driving the same, and display device
US11217168B2 (en) Display panel including short circuit protection circuit
CN111273495B (zh) 显示模组及其阵列基板的驱动方法、显示装置
US11227521B2 (en) Gate driving circuit, gate driving method, foldable display panel, and display apparatus
CN114220389A (zh) 像素驱动电路及其驱动方法、显示面板及装置
CN108877675B (zh) 一种像素电路、显示面板及其驱动方法、显示装置
JP3889691B2 (ja) 信号伝搬回路および表示装置
US8681078B2 (en) Display unit, method of driving the same, and electronics device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 17914655

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21937666

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 19/02/2024)