WO2022143544A1 - 模数转换器、电量检测电路以及电池管理系统 - Google Patents

模数转换器、电量检测电路以及电池管理系统 Download PDF

Info

Publication number
WO2022143544A1
WO2022143544A1 PCT/CN2021/141712 CN2021141712W WO2022143544A1 WO 2022143544 A1 WO2022143544 A1 WO 2022143544A1 CN 2021141712 W CN2021141712 W CN 2021141712W WO 2022143544 A1 WO2022143544 A1 WO 2022143544A1
Authority
WO
WIPO (PCT)
Prior art keywords
gain
measurement
analog
digital converter
measurement result
Prior art date
Application number
PCT/CN2021/141712
Other languages
English (en)
French (fr)
Inventor
陈敏
陈培腾
Original Assignee
芯海科技（深圳）股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 芯海科技（深圳）股份有限公司 filed Critical 芯海科技（深圳）股份有限公司
Publication of WO2022143544A1 publication Critical patent/WO2022143544A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters

Definitions

  • the present application relates to the technical field of analog-to-digital conversion, and in particular, to an analog-to-digital converter, a power detection circuit and a battery management system.
  • ⁇ - ⁇ ADC Sigma-Delta Analog-to-Digital Converter, ⁇ - ⁇ analog-to-digital converter
  • ⁇ - ⁇ ADC Sigma-Delta Analog-to-Digital Converter
  • ⁇ - ⁇ analog-to-digital converter is becoming more and more popular with its high resolution, good linearity and low cost.
  • Incremental sigma-delta ADCs have the characteristics of traditional sigma-delta ADCs, that is, high-order expansion is possible. Therefore, the incremental sigma-delta ADC can achieve high accuracy with a very low quantization time.
  • the incremental sigma-delta ADC is widely used to quickly and accurately measure battery current and voltage parameters.
  • the circuit noise of incremental sigma-delta ADCs is the main constraint limiting accuracy.
  • embodiments of the present application provide an analog-to-digital converter, a power detection circuit, and a battery management system to solve the above technical problems.
  • An analog-to-digital converter includes a reset circuit, a modulation module and a gain adjustment module.
  • the reset circuit is used to reset the analog-to-digital converter twice within a measurement period, wherein the analog-to-digital conversion is performed after the first reset of the reset circuit.
  • the reset circuit After the first measurement, the reset circuit resets the analog-to-digital converter for the second time, and the reset circuit performs the second measurement of the analog-to-digital converter after the second reset;
  • the modulation module is used for During the first measurement, the input signal is measured with the initial gain, and the gain measurement result is obtained; the gain adjustment module is connected to the modulation module, and is used to determine the target gain of the analog-to-digital converter according to the gain measurement result; the modulation module is also used for The input signal is measured at the target gain during the second measurement, and the final measurement is obtained.
  • the embodiment of the present application also provides a power detection circuit, including any of the above analog-to-digital converters, and the power detection circuit further includes a sampling circuit; one end of the sampling circuit is used for sampling the input voltage, and the other end is connected to the analog-to-digital converter.
  • Embodiments of the present application further provide a battery management system, including the above-mentioned electric quantity detection circuit.
  • FIG. 1 shows a module block diagram of an analog-to-digital converter provided by an embodiment of the present application.
  • FIG. 2 shows a schematic diagram of a circuit structure of an analog-to-digital converter provided by an embodiment of the present application.
  • FIG. 3 is a schematic diagram of another circuit structure of the analog-to-digital converter provided by the embodiment of the present application.
  • FIG. 4 shows a schematic diagram of another circuit structure of the analog-to-digital converter provided by the embodiment of the present application.
  • FIG. 5 shows a schematic circuit structure diagram of a power detection circuit provided by an embodiment of the present application.
  • the fuel gauge obtains the charge (current*time) information by sampling the current of the battery with high precision within a specified time window, and by measuring the open-circuit voltage and combining the two information, it realizes the dynamic refresh of key parameters such as the battery charge and impedance meter.
  • the traditional sigma-delta ADC (Sigma-Delta Analog-to-Digital Converter, sigma-delta analog-to-digital converter) does not have precise automatic gain control, no measures to eliminate Offset (offset), and uses complex digital decimation filtering Therefore, it cannot meet the requirements of ADCs used in instrumentation and sensing measurement fields.
  • the dual-slope ADC has good low Offset and accurate gain, it requires 2N+1 quantization cycles to achieve the quantization accuracy of N Bit, and requires the analog circuit to have good matching accuracy. Due to the limitations of the number of quantization cycles and the matching accuracy of the analog device, the dual-slope ADC cannot meet the high-accuracy ADC requirements. Incremental ⁇ - ⁇ ADC can well meet the application conditions in the field of instrumentation and sensing measurement. Therefore, incremental sigma-delta ADCs are widely used in battery power monitoring systems because they can accurately acquire battery voltage/current signals.
  • Incremental sigma-delta ADCs can be considered as traditional sigma-delta ADCs working in transient mode. After each quantization is completed, the modulator and digital filter need to be reset to eliminate the information of the last quantization state and ensure that each quantization The initial state is the same. Compared with traditional sigma-delta ADCs, incremental sigma-delta ADCs have the following advantages:
  • the number of quantization cycles of the first-order incremental ⁇ - ⁇ ADC is in the same order of magnitude, and 2N quantization cycles are required to achieve the quantization accuracy of N Bit.
  • the incremental ⁇ - ⁇ ADC has the characteristics of the traditional ⁇ - ⁇ ADC, that is, high-order expansion can be performed. Therefore, incremental sigma-delta ADCs can achieve high accuracy with very low quantization time.
  • the incremental sigma-delta ADC can achieve high accuracy with a very low quantization time.
  • the incremental sigma-delta ADC is widely used to quickly and accurately measure battery current and voltage parameters.
  • the circuit noise of incremental sigma-delta ADCs is the main constraint limiting accuracy.
  • the embodiments of the present application provide an analog-to-digital converter, a power detection circuit, and a battery management system.
  • the analog-to-digital converter includes a reset circuit, a modulation module, and a gain adjustment module.
  • the reset circuit is used for The analog-to-digital converter is reset twice during the measurement period, wherein the analog-to-digital converter performs the first measurement after the reset circuit is reset for the first time, and the analog-to-digital converter performs the first measurement after the first measurement.
  • the reset circuit resets the analog-to-digital converter for a second time, and the reset circuit performs a second measurement of the analog-to-digital converter after the second reset;
  • the modulation module is used during the first measurement Measure the input signal with the initial gain, and obtain the gain measurement result;
  • the gain adjustment module is connected to the modulation module, and is used for determining the target gain of the analog-to-digital converter according to the gain measurement result;
  • the modulation module also used to measure the input signal with the target gain during the second measurement, and obtain a final measurement result.
  • the target gain of the second measurement is determined according to the gain measurement result obtained by the first measurement, so that the input signal can be adapted with the best gain during the second measurement, thereby optimizing circuit noise and improving The measurement accuracy of the analog-to-digital converter.
  • an embodiment of the present application provides an analog-to-digital converter 100 .
  • the analog-to-digital conversion circuit 100 includes a reset circuit 110 , a modulation module 120 and a gain adjustment module 130 .
  • the reset circuit 110 is used to reset the analog-to-digital converter 100 twice during the measurement period. After the reset circuit 110 resets for the first time, the analog-to-digital converter 100 performs the first measurement, and the first measurement ends.
  • the post-reset circuit 110 resets the analog-to-digital converter 100 for the second time, and the reset circuit 110 performs a second measurement of the analog-to-digital converter 100 after the second reset; the modulation module 120 is used for the initial measurement during the first measurement.
  • the gain measures the input signal and obtains the gain measurement result; the gain adjustment module 130 is connected to the modulation module 120 and is used to determine the target gain of the analog-to-digital converter 100 according to the gain measurement result; the modulation module 120 is also used for the second time The input signal is measured at the target gain during the measurement and the final measurement result is obtained.
  • the analog-to-digital converter 100 may measure the input signal twice in succession within a complete cycle of measuring the input signal. Wherein, before each measurement, the analog-to-digital converter 100 can be reset through the reset circuit 110 to eliminate the information of the previous measurement, and to ensure that the initial state of each measurement is the same. In other words, the analog-to-digital converter 100 in this embodiment needs to be reset before performing measurement, and the input signal is measured twice in a complete measurement period of the input signal. That is, the measurement process of the input signal by the analog-to-digital converter 100 is: first reset-first measurement-second reset-second measurement.
  • the modulation module 120 may measure the input signal with the initial gain, and obtain a gain measurement result, which is used to indicate the target gain in the second measurement.
  • the gain adjustment module 130 can determine whether the gain of the modulation module 120 needs to be adjusted during the second measurement according to the gain measurement result obtained by the modulation module 120 in the first measurement, and then determine whether the modulation module 120 needs to be adjusted in the second measurement. Target gain during the next measurement.
  • the input signal is a large signal or a small signal according to the gain measurement result obtained by the first measurement of the modulation module 120, and if the input signal is a small signal, it can be determined that the gain of the modulation module 120 during the second measurement needs to be adjusted , at this time, compared with the initial gain of the modulation module 120 during the first measurement, the initial gain of the modulation module 120 during the second measurement can be increased; if the input signal is a large signal, it can be determined that the modulation module The gain of 120 during the second measurement does not need to be adjusted, and at this time, the original initial gain can be maintained during the second measurement of the modulation module 120 .
  • the gain measurement result obtained by the modulation module 120 during the first measurement of the input signal is only for determining the target gain during the second measurement, while the modulation module 120 determines the target gain during the second measurement.
  • the measurement result obtained during the second measurement of the input signal is the final measurement result of the input signal measurement, that is, the accuracy of the measurement result obtained by the modulation module 120 during the second measurement of the input signal is the input signal measured by the analog-to-digital converter 100. measurement accuracy.
  • the target gain during the second measurement is determined according to the gain measurement result obtained during the first measurement, so that the gain during the second measurement can be optimally adapted to the input signal, thereby optimizing circuit noise and improving The full accuracy of the analog-to-digital converter 100.
  • the modulation module 120 includes a modulator 121 and a digital integration filter 122 .
  • the modulator 121 is used to quantize the input signal with an initial gain during the first measurement to output a first quantized signal, and is used to quantize the input signal with a target gain during the second measurement to output a second quantized signal Signal.
  • the modulator 121 includes an integrator 1211, a main quantizer 1212, and a digital-to-analog converter 1213, wherein the integrator 1211 is an incremental sigma-delta modulation integrator, and the integrator 1211 is used to integrate the input signal , to output the integral signal; the main quantizer 1212 is connected to the integrator 1211 for quantizing the integral signal; the digital-to-analog converter 1213 is connected to the output end of the main quantizer 1212 and the input end of the integrator 1211 to form a feedback path.
  • the integrator 1211 is an incremental sigma-delta modulation integrator, and the integrator 1211 is used to integrate the input signal , to output the integral signal
  • the main quantizer 1212 is connected to the integrator 1211 for quantizing the integral signal
  • the digital-to-analog converter 1213 is connected to the output end of the main quantizer 1212 and the input end of the integrator 1211 to form a feedback path.
  • the digital integration filter 122 is connected to the modulator 121, and is used for performing digital integration filtering on the first quantized signal with a first preset period during the first measurement, and obtaining an initial measurement result, and is used for the second measurement during the second measurement.
  • the second quantized signal is digitally integrated and filtered with a second preset period, and a final measurement result is obtained.
  • the reset circuit 110 can reset the modulator 121 and the digital integration filter 122 to eliminate the last quantized information of the modulator 121 and the digital integration filter 122 .
  • the reset circuit 110 may also wait for a preset time before performing a second reset.
  • the first preset period of the digital integration filter 122 during the first measurement is smaller than the second preset period during the second measurement; wherein, the first preset period may be much smaller than the second preset period Set cycle. That is, the first measurement is actually a rough measurement of the input signal, and the second measurement is actually a fine measurement of the input signal.
  • the analog-to-digital converter 100 can be configured as an incremental sigma-delta ADC with a coulomb count of M, and the digital integration filter 122 corresponds to M times the sampling frequency.
  • the incremental accumulative integral measurement is performed in the first preset period, and the initial measurement result is obtained.
  • the analog-to-digital converter 100 can be configured as an incremental sigma-delta ADC with a coulomb count of N, and the digital integration filter 122 is in the second preset period corresponding to N times the sampling frequency. Carry out incremental accumulation and integration measurement, and get the final measurement result.
  • the analog-to-digital converter 100 performs a second reset detection on the input signal, assuming that the complete sampling period of the analog-to-digital converter 100 for the input signal is 1S, when the interval between the end of the first measurement and the second reset is When the preset time is zero, the complete measurement period of the input signal by the analog-to-digital converter 100 is 1S. Then, after the reset circuit 110 is released for the first time, the coarse measurement is started, and the digital integration filter 122 can perform cumulative integration measurement on the input signal with the first preset period of 0.1S. After the first measurement is completed, the reset circuit 110 is reset and released for the second time. At this time, the fine measurement is started. The digital integration filter 122 can perform cumulative integration measurement on the input signal with the second preset period of 0.9S. At this time, the second The final measurement result of the second measurement represents the measurement accuracy of the input signal by the analog-to-digital converter 100 .
  • the gain adjustment module 130 is connected to the digital integration filter 122, and the gain measurement result is an initial measurement result output by the digital integration filter 122 during the first measurement. That is, after the first measurement, the gain adjustment module 130 may determine the target gain of the analog-to-digital converter 100 during the second fine measurement according to the initial measurement result output by the digital integration filter 122 during the first coarse measurement.
  • a first preset threshold is set, and the first preset threshold is compared with the initial measurement result output by the digital integration filter 122 during the first rough measurement to determine the target gain.
  • the first preset threshold value may include a positive threshold value or a negative threshold value or both a positive threshold value and a negative threshold value.
  • the target gain of the analog-to-digital converter 100 during the second fine measurement is controlled to be equal to the initial gain; when the first coarse measurement
  • the target gain of the analog-to-digital converter 100 during the second fine measurement is controlled to be greater than the initial gain.
  • the initial measurement result output by the digital integration filter 122 is greater than the first preset threshold in the first rough measurement, it means that the input signal is a large signal; then in the second fine measurement, there is no need to change the analog-to-digital converter
  • the initial gain of 100 that is, the initial gain of the analog-to-digital converter 100 is used as the target gain of the second fine measurement to measure the input signal.
  • the initial measurement result output by the digital integration filter 122 is less than or equal to the first preset threshold in the first rough measurement, it means that the input signal is a small signal; then in the second fine measurement, the analog-to-digital conversion can be increased
  • the initial gain of the converter 100 that is, the gain greater than the initial gain of the analog-to-digital converter 100, is used as the target gain of the second fine measurement to measure the input signal.
  • the equivalent input noise of the analog-to-digital converter 100 decreases as the gain of the analog-to-digital converter 100 increases; when the input signal remains unchanged, the equivalent input noise of the analog-to-digital converter 100 increases smaller, the signal-to-noise ratio is larger.
  • the target gain during the second fine measurement is increased compared to the initial gain, not only the measurement accuracy can be effectively improved, but also the equivalent input noise of the analog-to-digital converter 100 can be reduced, and the signal-to-noise ratio can be improved.
  • the initial gain of the analog-to-digital converter 100 is 10.
  • the analog-to-digital converter 100 performs a second reset detection on the input signal.
  • the reset circuit 110 starts the first rough measurement after the first reset is released. During the first rough measurement, the gain of the analog-to-digital converter 100 is 10.
  • the gain of the analog-to-digital converter 100 can be kept at 10 during the second fine measurement, so that the reset circuit 110 can be reset and activated for the second time During the second fine measurement, measure with an initial gain of 10; if it is judged that the input signal is a small signal according to the initial measurement result of the first coarse measurement, the gain of the analog-to-digital converter 100 during the second fine measurement can be increased. The value is 20, so that when the reset circuit 110 is released for the second time and starts the second fine measurement, the measurement is performed with the increased gain of 20. At this time, when the gain of the analog-to-digital converter 100 is increased, the circuit noise is reduced. , the measurement accuracy is improved.
  • the gain adjustment module 130 is connected to the modulator 121 , and the gain measurement result is the first quantized signal. That is, during the first measurement, the gain adjustment module 130 may determine the target gain of the analog-to-digital converter 100 during the second fine measurement according to the first quantized signal output by the modulator 121 during the first coarse measurement.
  • the control target gain is equal to the initial gain; when the level ratio of the first quantized signal during the first rough measurement is less than or equal to At the second preset threshold, the control target gain is greater than the initial gain; wherein, the level ratio is a ratio of a high level to a low level or a ratio of a low level to a high level.
  • the level ratio of the first quantized signal may be obtained by using a PDM (Pulse Density Modulation, pulse density modulation) technology.
  • PDM Pulse Density Modulation, pulse density modulation
  • the number of high levels and the number of low levels of the first quantized signal may be counted during the first rough measurement.
  • the second preset threshold may include a first sub preset threshold and a second sub preset threshold, wherein the first sub preset threshold corresponds to the ratio of the number of high levels to the number of low levels, and the second sub preset threshold corresponds to The ratio of the number of low levels to the number of high levels.
  • the ratio of the number of high levels to the number of low levels is greater than the first sub-preset threshold, or the ratio of the number of low levels to the number of high levels is greater than the second sub-preset threshold, it means that the input signal is a large signal; then In the second fine measurement, the initial gain of the analog-to-digital converter 100 does not need to be changed, that is, the input signal is measured with the initial gain of the analog-to-digital converter 100 as the target gain of the second fine measurement.
  • the ratio of the number of high levels to the number of low levels is less than or equal to the first sub-preset threshold, or the ratio of the number of low levels to the number of high levels is less than or equal to the second sub-preset threshold, it means that the input signal is small.
  • the initial gain of the analog-to-digital converter 100 can be increased, that is, the gain greater than the initial gain of the analog-to-digital converter 100 is used as the target gain of the second fine measurement to measure the input signal.
  • the gain adjustment module 130 is further connected to the modulator 121, and the gain measurement result is the initial measurement result and/or the first quantized signal;
  • the analog-to-digital converter 100 further includes a selector 140,
  • the selector 140 includes two input ends and an output end, the two input ends are respectively connected to the output end of the modulator 121 and the output end of the digital integral filter 122, and the output end of the selector 140 is connected to the input end of the gain adjustment module 130 , the selector 140 is used for connecting one of the two input terminals to the output terminal of the selector 140 , so as to input the initial measurement result or the first quantized signal to the gain adjustment module 130 .
  • the gain adjustment module 130 can output the first quantized signal output by the modulator 121 during the first rough measurement and the digital integration filter 122 output during the first rough measurement to determine the gain of the analog-to-digital converter 100 during the second fine measurement.
  • the gain adjustment module 130 includes a gain adjuster 131 and a latch 132 .
  • the gain adjuster 131 is connected to the modulation module 120 and used to determine the target gain of the analog-to-digital converter 100 according to the gain measurement result.
  • the latch 132 is connected to the gain adjuster 131 and is used to store the target gain.
  • the gain adjuster 131 may determine the target gain of the analog-to-digital converter 100 during the second fine measurement based on the gain measurement. However, before the second fine measurement, the reset circuit 110 will start the second reset to clear the measurement information of the first coarse measurement, so the latch 132 can set the target gain determined by the gain adjuster 131 during the first coarse measurement Saved to latch 132 for use in the second fine measurement.
  • the analog-to-digital converter 100 further includes a weighted gain circuit 150, the weighted gain circuit 150 is connected to the output terminal of the modulation module 120 and the output terminal of the gain adjustment module 130, and is used for weighting the final measurement result, wherein The weighting coefficient is: initial gain/target gain.
  • the weighted gain circuit 150 may perform weighting processing on the final measurement result output by the digital integration filter 122, so that the analog-to-digital conversion
  • the final gain of the converter 100 is (initial gain/target gain)*target gain, that is, the final gain of the analog-to-digital converter 100 remains the same as the initial gain.
  • the weighted gain circuit 150 may perform the first gain on the digital integration filter 122.
  • the final measurement result output by the second fine measurement is weighted with a weighting coefficient of 0.5, so that the final gain of the final measurement result output by the second fine measurement of the digital integration filter 122 remains 10.
  • the analog-to-digital converter provided by the embodiment of the present application includes a reset circuit, a modulation module, and a gain adjustment module.
  • the reset circuit is used to reset the analog-to-digital converter twice during the measurement period. After the reset circuit is reset for the first time The analog-to-digital converter performs the first measurement.
  • the reset circuit After the first measurement, the reset circuit resets the analog-to-digital converter for the second time, and the reset circuit performs the second measurement of the analog-to-digital converter after the second reset;
  • the modulation module It is used to measure the input signal with the initial gain during the first measurement, and obtain the gain measurement result;
  • the gain adjustment module is connected to the modulation module, and is used to determine the target gain of the analog-to-digital converter according to the gain measurement result; the modulation module also Used to measure the input signal at the target gain during the second measurement and obtain the final measurement result.
  • the target gain of the second measurement is determined according to the gain measurement result obtained by the first measurement, so that the input signal can be adapted with the best gain during the second measurement, thereby optimizing circuit noise and improving The measurement accuracy of the analog-to-digital converter.
  • an embodiment of the present application further provides a power detection circuit 200 .
  • the power detection circuit 200 includes a sampling circuit 210 and the above-mentioned analog-to-digital converter 100 .
  • One end of the sampling circuit 210 is used for sampling the input signal, and the other end is connected to the analog-to-digital converter.
  • the sampling circuit 210 includes a first resistor R1, a second resistor R2, a third resistor R3 and a capacitor C1.
  • the first end of the first resistor R1 is connected to the first end of the second resistor R2, and the second end is connected to the first end of the third resistor R3; the two ends of the first resistor R1 are also connected to two terminals of the battery BAT respectively. end; the first end of the capacitor C1 is connected to the second end of the second resistor R2, and the second end is connected to the second end of the third resistor R3; the second end of the second resistor R2 is connected to the second end of the third resistor R3 The terminal is connected to the analog-to-digital converter.
  • the sampling circuit 210 can sample the voltage of the battery BAT, convert the sampled signal into a differential signal, and input it to the analog-to-digital converter 100 for high-precision measurement.
  • the electric quantity detection circuit provided by this embodiment includes a reset circuit, a modulation module and a gain adjustment module.
  • the reset circuit is used to reset the analog-to-digital converter twice during the measurement period. After the reset circuit is reset for the first time, the analog-to-digital converter is reset The converter performs the first measurement.
  • the reset circuit After the first measurement, the reset circuit resets the analog-to-digital converter for the second time, and the reset circuit performs the second measurement of the analog-to-digital converter after the second reset;
  • the modulation module is used for During the first measurement, the input signal is measured with the initial gain, and the gain measurement result is obtained; the gain adjustment module is connected to the modulation module, and is used to determine the target gain of the analog-to-digital converter according to the gain measurement result; the modulation module is also used for The input signal is measured at the target gain during the second measurement and the final measurement is obtained.
  • the target gain of the second measurement is determined according to the gain measurement result obtained by the first measurement, so that the input signal can be adapted with the best gain during the second measurement, thereby optimizing circuit noise and improving The measurement accuracy of the analog-to-digital converter.
  • Embodiments of the present application further provide a battery management system, where the battery management system includes the above-mentioned electric quantity detection circuit.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

本申请实施例提供一种模数转换器、电量检测电路以及电池管理系统，模数转换器，包括复位电路、调制模块以及增益调节模块，复位电路用于在测量周期内对模数转换器先后进行两次复位，在第一次复位后模数转换器进行第一次测量，第一次测量结束后复位电路对模数转换器进行第二次复位，且在第二次复位后模数转换器进行第二次测量；调制模块用于在第一次测量期间以初始增益对输入信号进行测量，并获得增益测量结果；增益调节模块连用于根据增益测量结果确定模数转换器的目标增益；调制模块还用于在第二次测量期间以目标增益对输入信号进行测量，并获得最终测量结果。

Description

模数转换器、电量检测电路以及电池管理系统
相关申请的交叉引用
本申请要求于2020年12月31日提交的申请号为2020116280652的中国申请的优先权，其在此处于所有目的通过引用将其全部内容并入本文。
技术领域
本申请涉及模拟数字转换技术领域，具体涉及一种模数转换器、电量检测电路以及电池管理系统。
背景技术
近年来，随着超大规模集成电路制造水平的提高，Σ-ΔADC(Sigma-Delta Analog-to-Digital Converter,Σ-Δ模数转换器)正以其分辨率高、线性度好、成本低等特点得到越来越广泛的应用。增量式Σ-ΔADC具有传统Σ-ΔADC的特点，即可以进行高阶扩展。因此，增量式Σ-ΔADC可以用很低的量化时间实现高精度，在手机电池电量监测系统，增量式Σ-ΔADC被广泛用来快速精确测量电池电流、电压参数。但是，在实际应用中，增量式Σ-ΔADC的电路噪声是限制精度的主要制约因素。
发明内容
鉴于以上问题，本申请实施例提供一种模数转换器、电量检测电路以及电池管 理系统，以解决上述技术问题。
本申请实施例是采用以下技术方案实现的：
一种模数转换器，包括复位电路、调制模块以及增益调节模块，复位电路用于在测量周期内对模数转换器先后进行两次复位，其中，在复位电路第一次复位后模数转换器进行第一次测量，第一次测量结束后复位电路对模数转换器进行第二次复位，且复位电路在第二次复位后模数转换器进行第二次测量；调制模块用于在第一次测量期间以初始增益对输入信号进行测量，并获得增益测量结果；增益调节模块连接于调制模块，且用于根据增益测量结果确定模数转换器的目标增益；调制模块还用于在第二次测量期间以目标增益对输入信号进行测量，并获得最终测量结果。
本申请实施例还提供一种电量检测电路，包括上述任一项模数转换器，电量检测电路还包括采样电路；采样电路一端用于采样输入电压，另一端连接于模数转换器。
本申请实施例还提供一种电池管理系统，包括上述的电量检测电路。
本申请的这些方面或其他方面在以下实施例的描述中会更加简明易懂。
附图说明
为了更清楚地说明本申请实施例中的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本申请的一些实施例，对于本领域技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1示出了本申请实施例提供的一种模数转换器的模块框图。
图2示出了本申请实施例提供的模数转换器的一种电路结构示意图。
图3示出了本申请实施例提供的模数转换器的另一种电路结构示意图。
图4示出了本申请实施例提供的模数转换器的又一种电路结构示意图。
图5示出了本申请实施例提供的一种电量检测电路的电路结构示意图。
具体实施方式
下面详细描述本申请的实施方式，实施方式的示例在附图中示出，其中自始至终相同或类似的标号表示相同或类似的元件或具有相同或类似功能的元件。下面通过参考附图描述的实施方式是示例性地，仅用于解释本申请，而不能理解为对本申请的限制。
为了使本技术领域的人员更好地理解本申请的方案，下面将结合本申请实施例中的附图，对本申请实施例中的技术方案进行清楚、完整的描述。显然，所描述的实施例仅仅是本申请一部分实施例，而不是全部的实施例。基于本申请中的实施例，本领域技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本申请保护的范围。
随着快充和5G(5th generation mobile networks,第五代移动通信技术)的普及，需要精确手机电池电量监测功能，电池电量监测是通过电量计实现的，电量计是用来计量显示电池电量，通常包括剩余容量、满充容量、百分比容量、电压、电流、温度等，部分电量计还包含放空、充满时间、最大化学容量以及阻抗表。电量计通过对电池的电流在指定时间窗口内进行高精度采样得到电荷(电流*时间)信息，通过测量开路电压，结合两者信息实现电池电量和阻抗表等关键参数的动态刷新。
传统的Σ-ΔADC(Sigma-Delta Analog-to-Digital Converter，Σ-Δ模数转换器)不具有精确的自动增益控制，没有消除Offset(偏移)的措施，并且使用结构复杂的数字抽取滤波器，因此不能满足用于仪器仪表和传感测量领域的ADC的要求。虽然双斜ADC具有较好的低Offset和精确增益，但是其需要2N+1个量化周期数实现N Bit的量化精度，同时要求模拟电路具有良好的匹配精度。由于量化周期数和模 拟器件匹配精度的限制，双斜ADC无法满足高精度ADC要求。增量式Σ-ΔADC可以很好的满足仪器仪表和传感测量领域的应用条件。因此，增量式Σ-ΔADC因可实现对电池的电压/电流信号精确采集被广泛应用在电池电量监测系统。
增量式Σ-ΔADC可以认为是传统的Σ-ΔADC工作在瞬态模式，每完成一次量化之后，需要将调制器和数字滤波器进行复位，消除上一次量化状态的信息，保证每次量化的初始状态是相同的。相对于传统Σ-ΔADC，增量式Σ-ΔADC具有以下优点：
1、具有精确的高增益。传统Σ-ΔADC中，基带内的量化噪声功率为常数，随着输入信号幅值的减小，信噪比下降。而增量式Σ-ΔADC的原理是量化输入信号的幅值，因此在每个输入幅值范围内，其量化精度都是保持不变的。
2、高线性度。在增量式Σ-ΔADC中，每次量化之前都进行一次复位，消除前一个量化状态的信息，因此对输入信号幅度范围内的信号，都能够进行精度相同的量化，线性度高。
3、相对于双斜ADC，一阶增量式Σ-ΔADC的量化周期数与其在相同的数量级上，需要2N个量化周期数实现N Bit的量化精度。而增量式Σ-ΔADC具有传统Σ-ΔADC的特点，即可以进行高阶扩展。因此，增量式Σ-ΔADC可以用很低的量化时间实现高精度。
因此，增量式Σ-ΔADC可以用很低的量化时间实现高精度，在手机电池电量监测系统，增量式Σ-ΔADC被广泛用来快速精确测量电池电流、电压参数。但是，在实际应用中，增量式Σ-ΔADC的电路噪声是限制精度的主要制约因素。
经过发明人的长期研究与测试，本申请实施例提供一种模数转换器、电量检测电路以及电池管理系统，该模数转换器包括复位电路、调制模块以及增益调节模块，复位电路用于在测量周期内对所述模数转换器先后进行两次复位，其中，在所述复 位电路第一次复位后所述模数转换器进行第一次测量，所述第一次测量结束后所述复位电路对所述模数转换器进行第二次复位，且所述复位电路在所述第二次复位后所述模数转换器进行第二次测量；调制模块用于在第一次测量期间以初始增益对输入信号进行测量，并获得增益测量结果；增益调节模块连接于所述调制模块，且用于根据所述增益测量结果确定所述模数转换器的目标增益；所述调制模块还用于在第二次测量期间以所述目标增益对所述输入信号进行测量，并获得最终测量结果。本实施例中根据第一次测量得到的增益测量结果来确定第二次测量的目标增益，进而使得在第二次测量期间能够以最佳增益对输入信号进行适配，从而优化电路噪声，提高模数转换器的测量精度。
如图1所示，本申请实施例提供一种模数转换器100，模数转换电路100包括复位电路110、调制模块120以及增益调节模块130。其中，复位电路110用于在测量周期内对模数转换器100先后进行两次复位，其中，在复位电路110第一次复位后模数转换器100进行第一次测量，第一次测量结束后复位电路110对模数转换器100进行第二次复位，且复位电路110在第二次复位后模数转换器100进行第二次测量；调制模块120用于在第一次测量期间以初始增益对输入信号进行测量，并获得增益测量结果；增益调节模块130连接于调制模块120，且用于根据增益测量结果确定模数转换器100的目标增益；调制模块120还用于在第二次测量期间以目标增益对输入信号进行测量，并获得最终测量结果。
本实施例中，模数转换器100在对输入信号进行测量的完整周期内，可以对输入信号先后进行两次测量。其中，在每次测量前，可以通过复位电路110将模数转换器100复位，以消除上一次测量的信息，保证每次测量的初始状态是相同的。换而言之，本实施例中的模数转换器100需要先复位再进行测量，且在输入信号完整测量周期内先后对输入信号进行两次测量。也即模数转换器100对输入信号的测量过程为：第一次复位-第一次测量-第二次复位-第二次测量。
在第一次测量期间，调制模块120可以以初始增益对输入信号测量，并得到一 增益测量结果，该增益测量结果用于指示第二次测量时的目标增益。在第一次测量后，增益调节模块130可以根据调制模块120第一次测量所得到的增益测量结果判断调制模块120在第二次测量期间的增益是否需要调整，进而确定调制模块120在第二次测量期间的目标增益。
其中，可以根据调制模块120第一次测量所得到的增益测量结果判断输入信号是大信号还是小信号，如果输入信号是小信号，则可以判定调制模块120在第二次测量期间的增益需要调整，此时相较于调制模块120在第一次测量期间的初始增益而言，可以将调制模块120在第二次测量期间的初始增益增大；如果输入信号是大信号，则可以判定调制模块120在第二次测量期间的增益无需调整，此时在调制模块120第二次测量期间可以保持原有的初始增益。
由此可见，在输入信号的完整测量周期内，调制模块120对输入信号第一次测量期间所得到的增益测量结果仅是为了对第二次测量期间的目标增益进行确定，而调制模块120对输入信号第二次测量期间所得到测量结果为对输入信号测量的最终测量结果，也即调制模块120对输入信号第二次测量期间所得到测量结果的精度即为模数转换器100对输入信号的测量精度。本实施例根据第一次测量期间得到的增益测量结果来确定第二次测量期间的目标增益，进而使得在第二次测量期间的增益能够与输入信号最佳适配，从而优化电路噪声，提高模数转换器100的完整精度。
在一些实施例中，如图2所示，调制模块120包括调制器121以及数字积分滤波器122。调制器121用于在第一次测量期间以初始增益对输入信号进行量化，以输出第一量化信号，且用于在第二次测量期间以目标增益对输入信号进行量化，以输出第二量化信号。本实施例中，调制器121包括积分器1211、主量化器1212以及数模转换器1213，其中，积分器1211为增量式Σ-Δ调制积分器，积分器1211用于对输入信号进行积分，以输出积分信号；主量化器1212连接于积分器1211，用于对积分信号进行量化；数模转换器1213连接于主量化器1212输出端与积分器1211的输入端，以形成反馈通路。
数字积分滤波器122连接于调制器121，用于在第一次测量期间以第一预设周期对第一量化信号进行数字积分滤波，并获得初始测量结果，且用于在第二次测量 期间以第二预设周期对第二量化信号进行数字积分滤波，并获得最终测量结果。
本实施例中，复位电路110可以对调制器121以及数字积分滤波器122进行复位，以消除调制器121和数字积分滤波器122上次量化的信息。在第一次测量结束时，复位电路110还可以等待预设时间再进行第二次复位。
作为一种实施方式，数字积分滤波器122在第一次测量期间的第一预设周期小于在第二次测量期间的第二预设周期；其中，第一预设周期可以远小于第二预设周期。也即第一次测量实际上为对输入信号的粗测量，第二次测量实际上为对输入信号的细测量。
在本实施例中，在复位电路110第一次复位释放后，模数转换器100可以被配置为库伦计数为M的增量式Σ-ΔADC，数字积分滤波器122在M倍采样频率对应的第一预设周期内进行增量式累加积分测量，并得到初始测量结果。在复位电路110第二次复位释放后，模数转换器100可以被配置为库伦计数为N的增量式Σ-ΔADC，数字积分滤波器122在N倍采样频率对应的第二预设周期内进行增量式累加积分测量，并得到最终测量结果。
示例性的，模数转换器100对输入信号进行二次复位检测，假设模数转换器100对输入信号的完整采样周期为1S，当第一次测量结束与第二次复位之间的间隔的预设时间为零时，模数转换器100对输入信号的完整测量周期为1S。那么在复位电路110第一次复位释放后启动粗测量，数字积分滤波器122可以以第一预设周期为0.1S对输入信号进行累加积分测量。在第一次测量结束后，复位电路110第二次复位释放，此时启动细测量，数字积分滤波器122可以以第二预设周期为0.9S对输入信号进行累加积分测量，此时第二次测量的最终测量结果即代表了模数转换器100对输入信号的测量精度。
作为一种实施方式，增益调节模块130连接于数字积分滤波器122，增益测量结果为数字积分滤波器122在第一次测量期间输出的初始测量结果。也即，在第一次测量结束后，增益调节模块130可以根据第一次粗测量时数字积分滤波器122输出的初始测量结果确定第二次细测量期间模数转换器100的目标增益。设定第一预设阀值，将第一预设阀值与第一次粗测量时数字积分滤波器122输出的初始测量结 果进行比较，以确定目标增益。该第一预设阀值可以包括正阀值或负阀值或同时包括正阀值和负阀值。当第一次粗测量时数字积分滤波器122输出的初始测量结果大于第一预设阈值时，控制第二次细测量期间模数转换器100的目标增益等于初始增益；当第一次粗测量时数字积分滤波器122输出的初始测量结果小于或等于第一预设阈值时，控制第二次细测量期间模数转换器100的目标增益大于初始增益。
其中，若第一次粗测量时数字积分滤波器122输出的初始测量结果大于第一预设阈值，则表示该输入信号为大信号；那么在第二次细测量时则无需改变模数转换器100的初始增益，也即将模数转换器100的初始增益作为第二次细测量的目标增益对输入信号进行测量。若第一次粗测量时数字积分滤波器122输出的初始测量结果小于或等于第一预设阈值，则表示该输入信号为小信号；那么在第二次细测量时则可以增大模数转换器100的初始增益，也即将大于模数转换器100初始增益的增益作为第二次细测量的目标增益对输入信号进行测量。值得说明的是，模数转换器100的等效输入噪声随着模数转换器100的增益的增加而减小；在输入信号不变的情况下，模数转换器100的等效输入噪声越小，则信噪比更大。因此，当在第二次细测量期间的目标增益相比初始增益增大时，不仅能够有效提高测量精度，还能够减小模数转换器100的等效输入噪声，提高信噪比。
示例性的，假设模数转换器100的初始增益为10。模数转换器100对输入信号进行二次复位检测，复位电路110第一次复位释放后启动第一次粗测量，在第一次粗测量期间，模数转换器100的增益为10。若根据第一次粗测量的初始测量结果判断输入信号为大信号，则可以在第二次细测量期间将模数转换器100的增益保持为10，以使复位电路110第二次复位释放启动第二次细测量时，以初始增益10进行测量；若根据第一次粗测量的初始测量结果判断输入信号为小信号，则可以将模数转换器100在第二次细测量期间的增益增大为20，以使复位电路110第二次复位释放启动第二次细测量时，以增大后的增益20进行测量，此时由于模数转换器100增益增大时，使得电路噪声减小，测量精度得到提升。
如图3所示，作为另一种实施方式，增益调节模块130连接于调制器121，增益测量结果为第一量化信号。也即，在第一次测量期间，增益调节模块130可以根 据第一次粗测量时调制器121输出的第一量化信号确定第二次细测量期间模数转换器100的目标增益。当第一量化信号在第一次粗测量期间的电平比值大于第二预设阈值时，控制目标增益等于初始增益；当第一量化信号在第一次粗测量期间的电平比值小于或等于第二预设阈值时，控制目标增益大于初始增益；其中，电平比值为高电平与低电平的比值或为低电平与高电平的比值。
本实施例中，可以通过PDM(Pulse Density Modulation,脉冲密度调制)技术获得第一量化信号的电平比值。其中，可以在第一粗测量期间统计第一量化信号的高电平数量和低电平数量。第二预设阈值可以包括第一子预设阈值以及第二子预设阈值，其中第一子预设阈值对应于高电平数量与低电平数量的比值，第二子预设阈值对应于低电平数量与高电平数量的比值。若高电平数量与低电平数量的比值大于第一子预设阈值，或者低电平数量与高电平数量的比值大于第二子预设阈值，则表示该输入信号为大信号；那么在第二次细测量时则无需改变模数转换器100的初始增益，也即将模数转换器100的初始增益作为第二次细测量的目标增益对输入信号进行测量。高电平数量与低电平数量的比值小于或等于第一子预设阈值，或者低电平数量与高电平数量的比值小于或等于第二子预设阈值，则表示该输入信号为小信号；那么在第二次细测量时则可以增大模数转换器100的初始增益，也即将大于模数转换器100初始增益的增益作为第二次细测量的目标增益对输入信号进行测量。
如图4所示，作为又一种实施方式，增益调节模块130还连接于调制器121，增益测量结果为初始测量结果和/或第一量化信号；模数转换器100还包括选择器140，选择器140包括两个输入端以及输出端，两个输入端分别连接于调制器121的输出端与数字积分滤波器122的输出端，选择器140的输出端连接于增益调节模块130的输入端，选择器140用于将两个输入端中的其中一个与选择器140的输出端连接，以向增益调节模块130输入初始测量结果或第一量化信号。
也即，本实施例方式中，通过选择器140，增益调节模块130可以通过调制器121在第一次粗测量期间输出的第一量化信号以及数字积分滤波器122在第一次粗测量期间输出的初始测量结果中的任一个来确定在第二次细测量期间模数转换器100的增益。
在一些实施例中，增益调节模块130包括增益调节器131以及锁存器132。其中，增益调节器131连接于调制模块120，且用于根据增益测量结果确定模数转换器100的目标增益。锁存器132连接于增益调节器131，且用于保存目标增益。
在第一次粗测量期间，增益调节器131可以根据增益测量结果确定模数转换器100在第二次细测量期间的目标增益。然而在第二次细测量之前，复位电路110会启动第二次复位清除第一次粗测量的测量信息，因此锁存器132能够将增益调节器131在第一次粗测量时确定的目标增益保存到锁存器132中，以便在第二次细测量时使用。
在一些实施例中，模数转换器100还包括加权增益电路150，加权增益电路150连接于调制模块120的输出端以及增益调节模块130的输出端，且用于对最终测量结果进行加权，其中加权系数为：初始增益/目标增益。本实施例中，当模数转换器100在第二次细测量期间的目标增益大于初始增益时，加权增益电路150可以对数字积分滤波器122输出的最终测量结果进行加权处理，使得模数转换器100最终的增益为(初始增益/目标增益)*目标增益，也即模数转换器100最终的增益保持与初始增益保持一致。
示例性的，假设模数转换器100的初始增益为10，若在第二次细测量期间模数转换器100的目标增益增大至20，则加权增益电路150可以对数字积分滤波器122第二次细测量输出的最终测量结果以0.5的加权系数加权处理，从而使得数字积分滤波器122第二次细测量输出的最终测量结果的最终的增益仍然保持为10。
由此可见，通过加权增益电路150的加权处理，使得模数转换器100的整体增益保持不变，但是在第二次细测量期间的目标增益增大，使得等效电路噪声减小，噪声特性因为增益调节得到优化，从而提高模数转换器100的精度。
本申请实施例提供的模数转换器包括复位电路、调制模块以及增益调节模块，复位电路用于在测量周期内对模数转换器先后进行两次复位，其中，在复位电路第一次复位后模数转换器进行第一次测量，第一次测量结束后复位电路对模数转换器进行第二次复位，且复位电路在第二次复位后模数转换器进行第二次测量；调制模 块用于在第一次测量期间以初始增益对输入信号进行测量，并获得增益测量结果；增益调节模块连接于调制模块，且用于根据增益测量结果确定模数转换器的目标增益；调制模块还用于在第二次测量期间以目标增益对输入信号进行测量，并获得最终测量结果。本实施例中根据第一次测量得到的增益测量结果来确定第二次测量的目标增益，进而使得在第二次测量期间能够以最佳增益对输入信号进行适配，从而优化电路噪声，提高模数转换器的测量精度。
如图5所示，本申请实施例还提供一种电量检测电路200。电量检测电路200包括采样电路210以及上述的模数转换器100。其中，采样电路210的一端用于采样输入信号，另一端连接于模数转换器。
采样电路210包括第一电阻R1、第二电阻R2、第三电阻R3以及电容C1。其中，第一电阻R1的第一端连接于第二电阻R2的第一端、第二端连接于第三电阻R3的第一端；第一电阻R1的两端还分别连接于电池BAT的两端；电容C1的第一端连接于第二电阻R2的第二端、第二端连接于第三电阻R3的第二端；第二电阻R2的第二端与第三电阻R3的的第二端连接于模数转换器。
采样电路210能够对电池BAT的电压进行采样，并将采样信号转换为差分信号输入至模数转换器100进行高精度测量。
本实施例提供的电量检测电路包括复位电路、调制模块以及增益调节模块，复位电路用于在测量周期内对模数转换器先后进行两次复位，其中，在复位电路第一次复位后模数转换器进行第一次测量，第一次测量结束后复位电路对模数转换器进行第二次复位，且复位电路在第二次复位后模数转换器进行第二次测量；调制模块用于在第一次测量期间以初始增益对输入信号进行测量，并获得增益测量结果；增益调节模块连接于调制模块，且用于根据增益测量结果确定模数转换器的目标增益；调制模块还用于在第二次测量期间以目标增益对输入信号进行测量，并获得最 终测量结果。本实施例中根据第一次测量得到的增益测量结果来确定第二次测量的目标增益，进而使得在第二次测量期间能够以最佳增益对输入信号进行适配，从而优化电路噪声，提高模数转换器的测量精度。
本申请实施例还提供一种电池管理系统，电池管理系统包括上述的电量检测电路。
以上，仅是本申请的较佳实施例而已，并非对本申请作任何形式上的限制，虽然本申请已以较佳实施例揭示如上，然而并非用以限定本申请，任何本领域技术人员，在不脱离本申请技术方案范围内，当可利用上述揭示的技术内容做出些许更动或修饰为等同变化的等效实施例，但凡是未脱离本申请技术方案内容，依据本申请的技术实质对以上实施例所作的任何简介修改、等同变化与修饰，均仍属于本申请技术方案的范围内。

Claims (10)

  1. 一种模数转换器，其特征在于，包括：
    复位电路，用于在测量周期内对所述模数转换器先后进行两次复位，其中，在所述复位电路第一次复位后所述模数转换器进行第一次测量，所述第一次测量结束后所述复位电路对所述模数转换器进行第二次复位，且所述复位电路在所述第二次复位后所述模数转换器进行第二次测量；
    调制模块，用于在第一次测量期间以初始增益对输入信号进行测量，并获得增益测量结果；
    增益调节模块，连接于所述调制模块，且用于根据所述增益测量结果确定所述模数转换器的目标增益；所述调制模块还用于在第二次测量期间以所述目标增益对所述输入信号进行测量，并获得最终测量结果。
  2. 如权利要求1所述的模数转换器，其特征在于，所述调制模块包括：
    调制器，用于在第一次测量期间以所述初始增益对所述输入信号进行量化，以输出第一量化信号，且用于在第二次测量期间以所述目标增益对所述输入信号进行量化，以输出第二量化信号；以及
    数字积分滤波器，连接于所述调制器，用于在所述第一次测量期间以第一预设周期对所述第一量化信号进行数字积分滤波，并获得初始测量结果，且用于在第二次测量期间以第二预设周期对所述第二量化信号进行数字积分滤波，并获得所述最终测量结果。
  3. 如权利要求2所述的模数转换器，其特征在于，所述增益调节模块连接于所述数字积分滤波器，所述增益测量结果为所述初始测量结果，所述增益调节模块被配置为：
    当所述初始测量结果大于第一预设阈值时，控制所述目标增益等于所述初始增益；当所述初始测量结果小于或等于所述第一预设阈值时，控制所述目标增益大于所述初始增益。
  4. 如权利要求2所述的模数转换器，其特征在于，所述增益调节模块连接于所述调制器，所述增益测量结果为所述第一量化信号，所述增益调节模块被配置为：
    当所述第一量化信号在所述第一次测量期间的电平比值大于第二预设阈值时，控制所述目标增益等于所述初始增益；当所述第一量化信号在所述第一次测量期间的电平比值小于或等于所述第二预设阈值时，控制所述目标增益大于所述初始增益；其中，所述电平比值为高电平与低电平的比值或为低电平与高电平的比值。
  5. 如权利要求2所述的模数转换器，其特征在于，所述增益调节模块还连接于所述调制器，所述增益测量结果为所述初始测量结果和/或所述第一量化信号；所述模数转换器还包括选择器，所述选择器包括两个输入端以及输出端，所述两个输入端分别连接于所述调制器的输出端与所述数字积分滤波器的输出端，所述选择器的输出端连接于所述增益调节模块的输入端，所述选择器用于将所述两个输入端中的其中一个与所述选择器的输出端连接，以向所述增益调节模块输入所述初始测量结果或所述第一量化信号。
  6. 如权利要求1-5任一项所述的模数转换器，其特征在于，所述增益调节模块包括:
    增益调节器，连接于所述调制模块，用于根据所述增益测量结果确定所述模数转换器的目标增益；
    锁存器，连接于所述增益调节器，用于保存所述目标增益。
  7. 如权利要求1-5任一项所述的模数转换器，其特征在于，所述模数转换器还包括加权增益电路，所述加权增益电路连接于所述调制模块的输出端以及所述增益调节模块的输出端，且用于对所述最终测量结果进行加权，其中加权系数为：所述初始增益/所述目标增益。
  8. 如权利要求4所述的模数转换器，其特征在于，所述第一预设周期小于所述第二预设周期。
  9. 一种电量检测电路，其特征在于，包括上述权利要求1～8任一项所述模数转换器，所述电量检测电路还包括采样电路；所述采样电路一端用于采样输入电压，另一端连接于所述模数转换器。
  10. 一种电池管理系统，其特征在于，包括权利要求8所述的电量检测电路。
PCT/CN2021/141712 2020-12-31 2021-12-27 模数转换器、电量检测电路以及电池管理系统 WO2022143544A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202011628065.2A CN114696826A (zh) 2020-12-31 2020-12-31 模数转换器、电量检测电路以及电池管理系统
CN202011628065.2 2020-12-31

Publications (1)

Publication Number Publication Date
WO2022143544A1 true WO2022143544A1 (zh) 2022-07-07

Family

ID=82135368

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/141712 WO2022143544A1 (zh) 2020-12-31 2021-12-27 模数转换器、电量检测电路以及电池管理系统

Country Status (2)

Country Link
CN (1) CN114696826A (zh)
WO (1) WO2022143544A1 (zh)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104660214A (zh) * 2013-11-21 2015-05-27 徐世铭 一种数字滤波器系统
CN205160504U (zh) * 2015-11-03 2016-04-13 南京天易合芯电子有限公司 基于Sigma-Delta模数转换器的传感器读出电路
CN109302183A (zh) * 2018-07-26 2019-02-01 珠海格力电器股份有限公司 一种采样电路及采样方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1700603B (zh) * 2004-12-31 2010-04-14 北京中星微电子有限公司 模拟信号数字化的装置和方法
US11265010B2 (en) * 2019-04-29 2022-03-01 Mediatek Inc. Incremental analog-to-digital converter

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104660214A (zh) * 2013-11-21 2015-05-27 徐世铭 一种数字滤波器系统
CN205160504U (zh) * 2015-11-03 2016-04-13 南京天易合芯电子有限公司 基于Sigma-Delta模数转换器的传感器读出电路
CN109302183A (zh) * 2018-07-26 2019-02-01 珠海格力电器股份有限公司 一种采样电路及采样方法

Also Published As

Publication number Publication date
CN114696826A (zh) 2022-07-01

Similar Documents

Publication Publication Date Title
JP6401765B2 (ja) アナログデジタル変換器
CN109889199B (zh) 一种带斩波稳定的σδ型和sar型混合型adc
US9013338B2 (en) Method, system and apparatus for dual mode operation of a converter
US8665126B2 (en) ΣΔ difference-of-squares LOG-RMS to DC converter with forward and feedback paths signal squaring
TWI484760B (zh) 同步取樣單端與差動雙輸入類比數位轉換器及其方法
CN111953348B (zh) 积分器和模数转换器
CN107346976B (zh) 一种数模混合的时间数字转换电路
CN202026301U (zh) 一种自校准闭环ad转换电路
CN110168939B (zh) 模数转换器以及相关芯片
WO2022143542A1 (zh) 模数转换器、电量检测电路以及电池管理系统
WO2022143544A1 (zh) 模数转换器、电量检测电路以及电池管理系统
CN113238088B (zh) 基于电荷平衡的高精度微弱电流测量电路及方法
CN112436813B (zh) 一种全差分自适应增益控制电容检测前端电路
US9030213B2 (en) Method and system for measuring a time constant of an integrated circuit, and integrated circuit provided with such a system
Slattery et al. A reference design for high-performance, low-cost weigh scales
CN115840089A (zh) 一种用于电容检测的电路和方法
WO2023005825A1 (zh) 模数转换器、电量检测电路以及电池管理系统
CN114584145A (zh) 一种高分辨率大量程石英挠性加速度计采集电路设计方法
CN210835177U (zh) 电池检测电路
CN109828159A (zh) 测量电容大小的电路
CN115347896B (zh) 一种高精度dc信号源
CN211557250U (zh) 二十四位双积分型高精度量化器
Rogi et al. A novel architecture for a Capacitive-to-Digital Converter using time-encoding and noise shaping
Holub et al. Aspects of ADC Effective Resolution: Definitions and Measurements
Li et al. Development of High-precision Dual Integration AD Converter based on MCU and FPGA

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21914280

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 21/11/2023)