WO2021192098A1 - Dispositif, procédé et programme de traitement d'informations - Google Patents

Dispositif, procédé et programme de traitement d'informations Download PDF

Info

Publication number
WO2021192098A1
WO2021192098A1 PCT/JP2020/013368 JP2020013368W WO2021192098A1 WO 2021192098 A1 WO2021192098 A1 WO 2021192098A1 JP 2020013368 W JP2020013368 W JP 2020013368W WO 2021192098 A1 WO2021192098 A1 WO 2021192098A1
Authority
WO
WIPO (PCT)
Prior art keywords
access
hardware
area
access control
determination
Prior art date
Application number
PCT/JP2020/013368
Other languages
English (en)
Japanese (ja)
Inventor
昂輝 井川
Original Assignee
三菱電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三菱電機株式会社 filed Critical 三菱電機株式会社
Priority to CN202080098449.XA priority Critical patent/CN115349120A/zh
Priority to JP2021560273A priority patent/JP7062142B2/ja
Priority to PCT/JP2020/013368 priority patent/WO2021192098A1/fr
Publication of WO2021192098A1 publication Critical patent/WO2021192098A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures

Definitions

  • This disclosure relates to an information processing device, an information processing method, and an information processing program.
  • a configuration for executing multitasking in which a plurality of functions are realized by a plurality of tasks may be adopted.
  • a memory protection function may be required to prevent a task from unintentionally accessing a memory area managed by another task.
  • access control hardware includes MPU (Memory Protection Unit) or MMU (Memory Management Unit).
  • the OS Oleting System
  • HW access right the information about the memory area for which access is permitted
  • Information is set in the control register of the MPU. Then, the MPU monitors whether the memory access of each task violates the memory access right based on the HW access right information set in the control register.
  • Patent Document 1 discloses an HW memory protection technique using an MPU or MMU.
  • access control can be performed only in units of the reference area size, which is the size of the memory area for which access control is possible, and access control to memory areas smaller than the reference area size cannot be performed. There may be an area size constraint called.
  • SW memory protection While SW memory protection can control access without being restricted by area size, there is a problem that the CPU load is larger than that of HW memory protection.
  • One of the main purposes of this disclosure is to solve the above problems, and it is an object to realize access control without being restricted by the area size while suppressing the CPU load.
  • Access control hardware which is hardware that determines whether or not to allow access to a memory area, is a unit of the reference area size, which is the size of the memory area that is the standard for determining whether or not to allow access.
  • Hardware judgment area information indicating a memory area having a size n (n is an integer of 1 or more) times the reference area size as a hardware judgment area is set in the access control hardware, and the access control hardware is described.
  • An access control setting unit that determines whether or not to allow access to the hardware determination area, It has an access determination unit for determining whether or not to allow access to a memory area having a size smaller than the reference area size included in the hardware determination area.
  • access control can be realized without being restricted by the area size while suppressing the CPU load.
  • FIG. 1 The figure which shows the hardware configuration example of the information processing apparatus which concerns on Embodiment 1.
  • FIG. 1 The figure which shows the example of the access control concerning the packet transmission which concerns on Embodiment 1.
  • FIG. The flowchart which shows the operation example of the access determination information generation of the information processing apparatus which concerns on Embodiment 2.
  • FIG. 1 is a diagram showing a hardware configuration example of the information processing device 1 according to the present embodiment.
  • the information processing device 1 is a computer.
  • the information processing device 1 includes a processor 10, a memory 20, an auxiliary storage device 30, a communication interface 40 (also referred to as communication I / F40), and access control hardware 50 as hardware, and is connected to each other by a signal line. ..
  • the processor 10 is an IC (Integrated Circuit) that performs processing.
  • the processor 10 is, as a specific example, a CPU.
  • the memory 20 is a volatile memory that temporarily stores data.
  • the memory 20 is a RAM (Random Access Memory).
  • the auxiliary storage device 30 is a non-volatile memory for storing data.
  • the auxiliary storage device 30 is a hard disk.
  • the auxiliary storage device 30 includes SSD (registered trademark, Solid State Drive), SD (registered trademark, Secure Digital) memory card, CF (registered trademark, CompactFlash), NAND flash, flexible disk, optical disk, compact disk, and Blu-ray (registered trademark, Secure Digital) memory card. It may be a portable recording medium such as a registered trademark) disc or a DVD (registered trademark, Digital Versaille Disk).
  • the auxiliary storage device 30 stores HW access right information and access determination information, which will be described later.
  • the auxiliary storage device 30 stores a program that realizes the functions of the communication task 11, the general task 12, the access control setting unit 13, the task control unit 14, the access determination unit 15, and the access control unit 16, which will be described later.
  • the program that realizes the functions of the communication task 11, the general task 12, the access control setting unit 13, the task control unit 14, the access determination unit 15, and the access control unit 16 stored in the auxiliary storage device 30 is loaded by the memory 20. NS. Further, the program is read by the processor 10 and executed.
  • the OS is also stored in the auxiliary storage device 30. Then, at least a part of the OS is executed by the processor 10.
  • the processor 10 executes a program that realizes the functions of the communication task 11, the general task 12, the access control setting unit 13, the task control unit 14, the access determination unit 15, and the access control unit 16 while executing at least a part of the OS. Run.
  • the processor 10 executes the OS, task management, memory management, file management, communication control, and the like are performed.
  • At least one of information, data, a signal value, and a variable value indicating the processing results of the communication task 11, the general task 12, the access control setting unit 13, the task control unit 14, the access determination unit 15, and the access control unit 16. Is stored in at least one of the processor 10, the memory 20, the register in the auxiliary storage 30, and the cache memory.
  • the programs that realize the functions of the communication task 11, the general task 12, the access control setting unit 13, the task control unit 14, the access determination unit 15, and the access control unit 16 are hard disks, SSDs (registered trademarks), and SDs (registered trademarks). It may be stored in a portable recording medium such as a memory card, CF (registered trademark), NAND flash, flexible disk, optical disk, compact disc, Blu-ray (registered trademark) disk, or DVD (registered trademark). Then, a program that realizes the functions of the communication task 11, the general task 12, the access control setting unit 13, the task control unit 14, the access determination unit 15, and the access control unit 16 may be distributed.
  • the communication I / F40 is an electronic circuit that executes information communication processing with a connection destination via a signal line.
  • the communication I / F40 is a communication chip for Ethernet (registered trademark) or a NIC (Network Interface Card).
  • the access control hardware 50 executes access control by HW memory protection. More specifically, the access control hardware 50 determines whether or not to allow access to the memory area in units of the reference area size, which is the size of the memory area that is the reference for determining whether or not to allow access. Further, the access control hardware 50 notifies the OS of the memory access violation and causes the OS to execute the memory access violation processing when it is determined that the access is not permitted as a result of determining whether the access is permitted or not.
  • the access control hardware 50 is, as a specific example, an MPU. In this embodiment, MPU will be used as a specific example of the access control hardware 50.
  • the "unit" of the access control setting unit 13, the task control unit 14, the access determination unit 15, and the access control unit 16 may be read as “process”, “procedure”, or "process”.
  • FIG. 2 shows the functional configuration of the information processing device 1 according to the present embodiment.
  • the information processing device 1 includes a communication task 11, a general task 12, an access control setting unit 13, a task control unit 14, an access determination unit 15, and an access control unit 16.
  • Communication task 11 sends and receives packets via the communication I / F40.
  • the general task 12 generates or processes at least a part of the data of the payload part of the packet sent and received by the communication task 11. There may be a plurality of general tasks 12.
  • the access control setting unit 13 confirms the execution schedule of the communication task 11 or the general task 12, and acquires the HW access right information of the communication task 11 or the general task 12.
  • the HW access right information is information defined for each task. Further, the HW access right information may be defined for each task execution cycle for tasks that are periodically executed.
  • the HW access right information includes hardware determination area information indicating a memory area having a size at least n (n is an integer of 1 or more) times the reference area size as a hardware determination area. Further, the HW access right information may include access attributes such as data read or write in addition to the hardware determination area information. That is, the HW access right information is information that defines which memory area and what kind of access attribute the access control hardware 50 is allowed to access.
  • the access control setting unit 13 sets the HW access right information in the access control hardware 50, and causes the access control hardware 50 to determine whether or not to allow access to the hardware determination area. Further, the access control setting unit 13 may set HW access right information including hardware determination area information for each timing for a plurality of timings in the access control hardware 50. As a specific example, the access control setting unit 13 may set the HW access right information including the hardware determination area information in the access control hardware 50 for each task switching timing. Then, the access control setting unit 13 may cause the access control hardware 50 to determine whether or not to allow access to the corresponding hardware determination area at each timing. The process performed by the access control setting unit 13 corresponds to the access control setting process.
  • the task control unit 14 switches the task to be executed after the access control setting unit 13 completes setting the HW access right information in the access control hardware 50.
  • the access determination unit 15 determines whether or not to allow access to the memory area having a size smaller than the reference area size included in the hardware determination area.
  • the access determination information is information defined for each task. Further, the access determination information may be defined for each task execution cycle for the task to be executed periodically. Further, the access determination information includes software determination area information indicated as a software determination area determined by the access determination unit 15. Further, the access determination information may include access attributes such as data read or write in addition to the software determination area information. That is, the access determination information is information that defines which memory area and what access attribute the access determination unit 15 is allowed to access.
  • the access determination information according to the present embodiment is information specified at the time of designing the information processing apparatus 1. The process performed by the access determination unit 15 corresponds to the access determination process.
  • the access control unit 16 controls access to the memory area based on the permission / rejection determination result of the access determination unit 15. That is, the access determination unit 15 and the access control unit 16 execute access control by SW memory protection.
  • the access control setting unit 13, the task control unit 14, the access determination unit 15, and the access control unit 16 may be realized as a part of the functions of the OS.
  • a reference area corresponding to a packet structure composed of a header, a payload, and a footer is based on the concept of zero copy.
  • An example of preparing a shared memory area of size is used.
  • the communication task 11 accesses the shared memory area.
  • the general task 12 accesses the payload portion that is smaller than the reference area size.
  • the HW access right information and the access determination information are set so that the access is permitted only by the access control by the HW memory protection. Further, for the access of the general task 12, the HW access right information and the access determination information are set so that the access is permitted only by the access control by the SW memory protection.
  • the shared memory area is described as the reference area size so that it becomes clear that the payload portion is smaller than the reference area size, but the shared memory area is not limited to this and is twice the reference area size. It may be an integral multiple of the above.
  • step S100 the access control setting unit 13 waits until the timing of starting or switching the task arrives.
  • the process proceeds to step S110.
  • step S110 the access control setting unit 13 confirms the task execution schedule from the OS, and then acquires the HW access right information of the task whose execution is to be refrained from starting.
  • step S120 the access control setting unit 13 sets the HW access right information in the access control hardware 50. Then, the access control setting unit 13 notifies the task control unit 14 of the completion of the setting.
  • step S130 the task control unit 14 starts the task whose execution is to be refrained from next based on the task execution schedule. If there is a task being executed, the task control unit 14 switches the task and starts the next task to be refrained from being executed. Then, the process returns to step S100.
  • step S200 the task started by the task control unit 14 executes the process.
  • the communication task 11 executes a process related to sending and receiving packets. Then, when the task reads the data in the memory area or writes the data to the memory area, the process proceeds to step S210.
  • step S210 when the task attempts to access the memory area, the process proceeds to step S220. On the other hand, if the task does not attempt to access the memory area, the process proceeds to step S230.
  • step S220 the access control hardware 50 executes access control by HW memory protection. Details of access control by HW memory protection will be described later.
  • step S230 the task notifies the access determination unit 15 of the access request to the memory area.
  • the task may notify the access request to the memory area by using the API (Application Programming Interface) of the OS.
  • step S240 access control by SW memory protection is executed by the access determination unit 15 and the access control unit 16 notified of the access request from the task. Details of access control by SW memory protection will be described later.
  • step S300 the access control hardware 50 determines whether or not to allow access to the shared memory area by the communication task 11 based on the set HW access right information.
  • step S310 if the access control hardware 50 determines whether or not to allow access is permitted, the process proceeds to step S320. On the other hand, if the access control hardware 50 does not allow the access, the process proceeds to step S330.
  • step S320 the access control hardware 50 causes the communication task 11 to access the shared memory area.
  • step S330 the access control hardware 50 notifies the OS of the memory access violation, and causes the OS to execute the memory access violation processing for removing the cause of the access violation and returning to the state before the access violation.
  • the communication task 11 can access the shared memory area. If the communication task 11 unintentionally attempts to access an unauthorized shared memory area, the access control hardware 50 causes the OS to execute memory access violation processing to protect the memory. ..
  • step S400 the access determination unit 15 determines whether or not to allow access to the shared memory area by the general task 12 based on the set access determination information.
  • step S410 the access control unit 16 acquires the result of determining whether or not to allow access by the access determination unit 15.
  • step S420 the access control unit 16 confirms the result of the access permission / rejection determination by the access determination unit 15. If the result of the access permission / rejection determination by the access determination unit 15 is permission, the process proceeds to step S430. On the other hand, if the result of the access permission / rejection determination by the access determination unit 15 is not permission, the process proceeds to step S440.
  • the access control unit 16 causes the general task 12 to access the shared memory area.
  • the access control unit 16 causes the general task 12 to access the shared memory area via the OS.
  • the access control unit 16 causes the OS to access the shared memory area in response to a request received from the task by the access determination unit 15. You may.
  • step S440 the access control unit 16 notifies the OS of the memory access violation and causes the OS to execute the memory access violation process.
  • the general task 12 can access the shared memory area. Further, when the general task 12 unintentionally requests access to an unauthorized memory area, the access requested by the general task 12 is not permitted to the access determination unit 15, and the access control unit 16 is set to the OS. The memory is protected by letting the memory access violation process be executed.
  • FIG. 7 shows an example of a shared memory area corresponding to the transmission packet structure according to the present embodiment.
  • the shared memory area of the reference area size shown in FIG. 7 is divided into memory areas smaller than the reference area size such as the header, the areas sd1 and sd2 in the payload, and the footer. Then, it is shown that the entire area of the shared memory area is a hardware determination area to which access control by HW memory protection is applied. Further, sd1 and sd2 are shown to be software determination areas to which access control by SW memory protection is applied.
  • FIG. 8 shows an example of access control related to packet transmission according to the present embodiment.
  • An example is used in which the communication task 11 and the general task X and the general task Y, which are the general tasks 12, are executed.
  • each task is executed in a specified cycle, execution timing, and execution time.
  • the three rows from the top of the table in FIG. 8 show the cycle, execution timing, and execution task, which indicate the execution schedule of the task, and indicate that the time advances as it advances to the right end.
  • the three rows from the bottom of the table in FIG. 8 show the status of access control by HW memory protection and SW memory protection during execution of each task.
  • the communication task 11 is executed at the execution timings from 1 to 3 in the cycle 0.
  • the access control setting unit 13 informs the access control hardware 50 of the hardware determination area information in which the shared memory area is used as the hardware determination area, and the access attributes of the read (R) and the write (W). Is set. Then, at the timing, it is shown that the access control by the HW memory protection of the access control hardware 50 allows the read (R) and write (W) access to the shared memory area. On the other hand, at this timing, it is shown that the software determination area information and the access attribute are not set in the access determination information. Further, the general task X is executed at the execution timings from 4 to 7 in the cycle 0.
  • the software determination area information with sd1 as the software determination area and the access attribute of the write (W) are set in the access determination information.
  • the access control by the SW memory protection of the access determination unit 15 and the access control unit 16 enables the write (W) access to the area sd1 in the payload of the shared memory area. It is shown.
  • the access control setting unit 13 indicates that the access control hardware 50 is set with hardware determination area information that does not use the shared memory area as the hardware determination area as HW access right information. ing.
  • the general task Y is executed at the execution timings from 8 to 10 in the cycle 0.
  • the software determination area information with sd2 as the software determination area and the access attribute of the write (W) are set in the access determination information.
  • the access control by the SW memory protection of the access determination unit 15 and the access control unit 16 allows the write (W) access to the area sd2 in the payload of the shared memory area.
  • the access control setting unit 13 indicates that the access control hardware 50 is set with hardware determination area information that does not use the shared memory area as the hardware determination area as HW access right information. ing.
  • FIGS. 8 (1) to (3) a series of processing examples related to packet transmission are shown in FIGS. 8 (1) to (3). Specifically, in (1), the general task X accesses sd1 and writes the data. Next, in (2), the general task Y accesses sd2 and writes the data. Then, in (3), the communication task 11 accesses the shared memory area, writes the data to the header and the footer, then reads the data in the entire shared memory area and transfers it to the communication I / F 40 as a transmission packet.
  • FIG. 9 shows an example of a shared memory area corresponding to the received packet structure according to the present embodiment.
  • the shared memory area of the reference area size shown in FIG. 9 is divided into memory areas smaller than the reference area size such as the header, the areas rd1 and rd2 in the payload, and the footer. Then, it is shown that access control by SW memory protection is applied to rd1 and rd2.
  • FIG. 10 shows an example of access control related to packet reception according to the present embodiment.
  • the communication task 11 is executed at the execution timings from 1 to 3 in the cycle 0.
  • the access control setting unit 13 informs the access control hardware 50 of the hardware determination area information in which the shared memory area is used as the hardware determination area, and the access attributes of the read (R) and the write (W). Is set.
  • the access control by the HW memory protection of the access control hardware 50 allows the read (R) and write (W) access to the shared memory area.
  • the software determination area information and the access attribute are not set in the access determination information.
  • the general task X is executed at the execution timings from 4 to 7 in the cycle 0. Then, at the timing, the software determination area information with rd1 as the software determination area and the access attribute of the read (R) are set in the access determination information. Then, at the timing, it is shown that the access control by the SW memory protection of the access determination unit 15 and the access control unit 16 allows the read (R) access to the area rd1 in the payload of the shared memory area. Has been done. On the other hand, at this timing, the access control setting unit 13 indicates that the access control hardware 50 is set with hardware determination area information that does not use the shared memory area as the hardware determination area as HW access right information. ing.
  • the general task Y is executed at the execution timings from 8 to 10 in the cycle 0. Then, at the timing, the software determination area information with rd2 as the software determination area and the access attribute of the read (R) are set in the access determination information. Then, at the timing, it is shown that the access control by the SW memory protection of the access determination unit 15 and the access control unit 16 allows the read (R) access to the area rd2 in the payload of the shared memory area. ing. On the other hand, at this timing, the access control setting unit 13 indicates that the access control hardware 50 is set with hardware determination area information that does not use the shared memory area as the hardware determination area as HW access right information. ing.
  • FIGS. 10 (1) to (3) a series of processing examples related to packet reception are shown in FIGS. 10 (1) to (3).
  • the communication task 11 acquires the received packet from the communication I / F40, accesses the shared memory area, and writes the data. After that, the communication task 11 reads the header and footer data and verifies the validity.
  • the general task X accesses rd1 and reads the data.
  • the general task Y accesses rd2 and reads the data.
  • the communication task 11 and the general task 12 access the shared memory area and share data by using the shared memory area corresponding to the packet structure. Then, access to the shared memory area, which is the reference area size, is controlled by access control by HW memory protection, and access to the payload portion smaller than the reference area size is controlled by access control by SW memory protection. Therefore, access control is realized without being restricted by the area size associated with HW memory protection. Further, since access control by SW memory protection is used only for a part of the shared memory area, the CPU load can be suppressed.
  • the communication task 11 copies the payload data from the memory area of the packet structure to the memory area to which the general task 12 is allowed access. Then, the general task 12 accesses the memory area to which access is permitted and acquires the copied data so that the data can be shared, but the overhead of the processing time and the memory usage related to the data copy occurs. It ends up.
  • the access control according to the present embodiment, the data copy can be avoided, so that the effect of reducing the overhead of the processing time and the memory usage related to the data copy can also be obtained.
  • Embodiment 2 an example in which access determination information is generated even when the information processing apparatus 1 is operating will be described. In this embodiment, the difference from the first embodiment will be mainly described. The matters not explained below are the same as those in the first embodiment.
  • FIG. 11 shows the functional configuration of the information processing device 1 according to the present embodiment.
  • the information processing device 1 newly includes a determination information generation unit 17.
  • the determination information generation unit 17 generates access determination information in response to a request for access determination information generation from a task that requests access determination information generation (hereinafter referred to as a request task).
  • a request task a task that requests access determination information generation
  • the identifier of the target task (hereinafter, the target task) for which the access determination unit 15 determines the access permission / disapproval and the memory area (hereinafter, the memory area) in which the target task requests the access determination unit 15 to determine the access permission / disapproval. , Request memory area) is included.
  • the execution timing of the target task (hereinafter, request timing) in which the target task requests the access determination unit 15 to determine whether or not to allow access, and the access attribute given to the target task (hereinafter, grant attribute).
  • the requirements for access judgment such as are also included.
  • the requested memory area is at least a part of the memory area in which the requested task is permitted to access but the target task is not permitted to access by the access control by HW memory protection.
  • the request task can access the request memory area where the target task is not permitted to access by access control by HW memory protection only at the request timing with the grant attribute. do.
  • the request task requests the judgment information generation unit 17 to generate access judgment information.
  • the request for generating access determination information includes access determination requirements such as an identifier of the target task, a request memory area, a request timing, and an assigned attribute.
  • step S510 the determination information generation unit 17 confirms the consistency between the access determination requirement included in the access determination information generation request, the HW access right information during the execution of the request task, and the execution schedule of the target task. do. Specifically, the determination information generation unit 17 confirms whether the request memory area is smaller than the reference area size included in the hardware determination area information of the HW access right information. Further, the determination information generation unit 17 confirms whether the request timing is included in the execution schedule of the target task.
  • step S520 the determination information generation unit 17 determines the consistency between the access determination requirement included in the access determination information generation request, the HW access right information during the execution of the request task, and the execution schedule of the target task. do. Specifically, in the determination information generation unit 17, the request memory area is smaller than the reference area size included in the hardware determination area information of the HW access right information during the execution of the request task, and the request timing is the execution schedule of the target task. If it is confirmed that it is included in, it is judged to be consistent. Then, the process proceeds to step S530.
  • the request memory area must not be smaller than the reference area size included in the hardware judgment area information of the HW access right information during the execution of the request task, or the request timing must be included in the execution schedule of the target task. If so, it is determined that there is no consistency. Then, the process proceeds to step S540.
  • step S530 the determination information generation unit 17 generates access determination information. Then, the determination information generation unit 17 stores the generated access determination information in the auxiliary storage device 30. When the access request is notified from the target task, the access determination unit 15 determines whether or not the access of the target task is permitted based on the generated access determination information.
  • step S540 the determination information generation unit 17 does not generate access determination information and executes error processing.
  • access determination information is newly generated when the task being executed requests the generation of access determination information. Then, using the generated access determination information, the access determination unit 15 determines whether or not to allow access to the memory area having a size smaller than the reference area size. Therefore, even if there is a change in the usage method of the memory area, access control can be realized without being restricted by the area size while suppressing the CPU load. Further, it is not necessary to specify the access determination information in advance at the time of design, and the degree of freedom in design can be increased.
  • 1 information processing device 10 processor, 11 communication task, 12 general task, 13 access control setting unit, 14 task control unit, 15 access judgment unit, 16 access control unit, 17 judgment information generation unit, 20 memory, 30 auxiliary storage device , 40 communication I / F, 50 access control hardware.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)

Abstract

L'invention concerne un matériel de commande d'accès (50) qui détermine s'il faut ou non permettre l'accès à une région de mémoire, dans des unités d'une taille de région de référence, qui est une taille de région de mémoire utilisée comme base pour déterminer s'il faut ou non autoriser l'accès. Une unité de définition de commande d'accès (13) définit, dans le matériel de commande d'accès, des informations de région de détermination de matériel qui indiquent, en tant que région de détermination de matériel, une région de mémoire d'une taille égale à n fois la taille de région de référence (n étant un nombre entier au moins égal à 1) et amène le matériel de commande d'accès à déterminer s'il faut ou non permettre l'accès à la région de détermination de matériel. Une unité de détermination d'accès (15) détermine s'il faut ou non permettre l'accès à une région de mémoire qui est incluse dans la région de détermination de matériel et qui est d'une taille inférieure à la taille de région de référence.
PCT/JP2020/013368 2020-03-25 2020-03-25 Dispositif, procédé et programme de traitement d'informations WO2021192098A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN202080098449.XA CN115349120A (zh) 2020-03-25 2020-03-25 信息处理装置、信息处理方法和信息处理程序
JP2021560273A JP7062142B2 (ja) 2020-03-25 2020-03-25 情報処理装置、情報処理方法及び情報処理プログラム
PCT/JP2020/013368 WO2021192098A1 (fr) 2020-03-25 2020-03-25 Dispositif, procédé et programme de traitement d'informations

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2020/013368 WO2021192098A1 (fr) 2020-03-25 2020-03-25 Dispositif, procédé et programme de traitement d'informations

Publications (1)

Publication Number Publication Date
WO2021192098A1 true WO2021192098A1 (fr) 2021-09-30

Family

ID=77891088

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2020/013368 WO2021192098A1 (fr) 2020-03-25 2020-03-25 Dispositif, procédé et programme de traitement d'informations

Country Status (3)

Country Link
JP (1) JP7062142B2 (fr)
CN (1) CN115349120A (fr)
WO (1) WO2021192098A1 (fr)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013084219A (ja) * 2011-10-12 2013-05-09 Toyota Motor Corp 情報処理装置、異常判定方法
JP2013140476A (ja) * 2012-01-04 2013-07-18 Toyota Motor Corp 情報処理装置、アクセス権限付与方法、プログラム生成装置、及びその方法
JP2019049928A (ja) * 2017-09-12 2019-03-28 日立オートモティブシステムズ株式会社 電子制御装置及び電子制御装置の制御方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013084219A (ja) * 2011-10-12 2013-05-09 Toyota Motor Corp 情報処理装置、異常判定方法
JP2013140476A (ja) * 2012-01-04 2013-07-18 Toyota Motor Corp 情報処理装置、アクセス権限付与方法、プログラム生成装置、及びその方法
JP2019049928A (ja) * 2017-09-12 2019-03-28 日立オートモティブシステムズ株式会社 電子制御装置及び電子制御装置の制御方法

Also Published As

Publication number Publication date
JPWO2021192098A1 (fr) 2021-09-30
CN115349120A (zh) 2022-11-15
JP7062142B2 (ja) 2022-05-02

Similar Documents

Publication Publication Date Title
JP4356765B2 (ja) 情報処理装置および方法、並びにプログラム
US7707337B2 (en) Object-based storage device with low process load and control method thereof
JP5127722B2 (ja) アプリケーションの遅延起動
US8850154B2 (en) Processing system having memory partitioning
JP2007026094A (ja) 実行装置およびアプリケーションプログラム
JP2007122664A (ja) 情報処理方法および情報処理装置
JP4407956B2 (ja) 情報処理方法および情報処理装置
JP5338435B2 (ja) 情報処理プログラム、情報処理装置および情報処理方法
JP2005276158A (ja) ストレージシステム、計算機システムまたは記憶領域の属性設定方法
US20140082275A1 (en) Server, host and method for reading base image through storage area network
JP7354361B2 (ja) 処理装置、処理方法及びプログラム
JP4311386B2 (ja) ファイル操作制限システムおよびファイル操作制限プログラム、ファイル操作制限方法、電子機器並びに印刷装置
KR101460451B1 (ko) 프로세스 주소 공간을 제어하는 장치 및 방법
KR101535792B1 (ko) 운영체제 구성 장치 및 방법
WO2021192098A1 (fr) Dispositif, procédé et programme de traitement d'informations
JP2010257045A (ja) 暗号化／復号化機能を有するストレージシステムを制御する計算機
US11269549B2 (en) Storage device and command processing method
KR20070048079A (ko) 메모리 접근 보호 시스템 및 그 메모리 접근 보호 방법
JP2006252550A (ja) ファイル操作制限システムおよびファイル操作制限プログラム、ファイル操作制限方法、電子機器並びに印刷装置
WO2013031130A1 (fr) Dispositif de traitement d'informations, son procédé de contrôle d'accès et circuit intégré
JP2006085209A (ja) 計算機システムのデプロイメント方式
JP5754778B2 (ja) 記憶装置共用システム、管理装置、処理装置、記憶装置共用方法、管理方法、アクセス方法およびプログラム
JP2005209178A (ja) メモリ保護装置、メモリ保護方法及びメモリ保護プログラム
KR100696322B1 (ko) 하드웨어 매체 접근제어 시스템 및 이를 이용한 하드웨어매체 접근제어 방법
JP6438381B2 (ja) 電子制御装置

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref document number: 2021560273

Country of ref document: JP

Kind code of ref document: A

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20927705

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20927705

Country of ref document: EP

Kind code of ref document: A1