WO2021150316A1 - System, software application, and method for lithography stitching - Google Patents

System, software application, and method for lithography stitching Download PDF

Info

Publication number
WO2021150316A1
WO2021150316A1 PCT/US2020/064569 US2020064569W WO2021150316A1 WO 2021150316 A1 WO2021150316 A1 WO 2021150316A1 US 2020064569 W US2020064569 W US 2020064569W WO 2021150316 A1 WO2021150316 A1 WO 2021150316A1
Authority
WO
WIPO (PCT)
Prior art keywords
feature
extension
stitched portion
mask
masks
Prior art date
Application number
PCT/US2020/064569
Other languages
French (fr)
Inventor
Yongan Xu
Christopher Dennis Bencher
Robert Jan Visser
Ludovic Godet
Original Assignee
Applied Materials, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials, Inc. filed Critical Applied Materials, Inc.
Priority to EP20916036.5A priority Critical patent/EP4094126A4/en
Priority to KR1020227027881A priority patent/KR20220126758A/en
Priority to JP2022543418A priority patent/JP2023511069A/en
Priority to CN202080092787.2A priority patent/CN114945870B/en
Publication of WO2021150316A1 publication Critical patent/WO2021150316A1/en

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70425Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
    • G03F7/70475Stitching, i.e. connecting image fields to produce a device field, the field occupied by a device such as a memory chip, processor chip, CCD, flat panel display
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F1/00Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70605Workpiece metrology
    • G03F7/70616Monitoring the printed patterns
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/0012Processes making use of the tackiness of the photolithographic materials, e.g. for mounting; Packaging for photolithographic material; Packages obtained by processing photolithographic materials

Definitions

  • Embodiments of the present disclosure generally relate to photolithography systems. More specifically, embodiments of the present disclosure relates to a system, software application, and method for stitching of the interface between masks.
  • Photolithography is widely used in the manufacturing of semiconductor devices, such as for back-end processing of semiconductor devices, and display devices, such for liquid crystal displays (LCDs).
  • LCDs liquid crystal displays
  • large area substrates are often used in the manufacture of display devices, such as optic chips used in augmented reality or virtual reality (AR/VR) devices.
  • a photolithography system has a projection unit that projects write beams in the direction of one or more masks.
  • the one or more masks have a pattern that corresponds to a pattern to be written into the photoresist layer on the surface of the substrate.
  • a single mask pattern transferred by the photolithography system may not cover the entire area of the substrate.
  • the stitching area at the interface between the masks can form gaps in the pattern to be written into the photoresist layer. Gaps in the pattern to be written into the photoresist form pattern defects resulting in reduced quality of the display devices. Accordingly, there is a need in the art for improved methods for lithography stitching of masks.
  • a method in one embodiment, includes positioning two or more masks in a propagation direction of a light source, the masks corresponding to a pattern to be written into a photoresist layer of a substrate disposed under the masks. Positioning the masks includes stitching a pair of masks. The first mask in the pair includes a set of first features having first feature extensions extending therefrom at first feature interfaces and the second mask includes a set of second features having second feature extensions extending therefrom at second feature interfaces.
  • Each first feature extension stitches with each corresponding second feature extension to form each stitched portion of a first stitched portion of the first pair of masks, the stitched portion of the first pair of masks defining a portion of the pattern to be written into the photoresist layer.
  • a non-transitory computer readable medium includes a set of instructions that when executed by a processor, cause a computer system to create a design file having to a pattern to be written into a photoresist layer.
  • the computer system then divides the design file between two or more mask patterns and generates a plurality of features for each of the mask patterns.
  • the features of each of the mask patterns include first feature extensions that are to be stitched with second feature extensions of adjacent mask patterns, and the first feature extensions to be stitched with the second feature extensions define portions of the pattern to be written into the photoresist layer at the interfacing of two or more masks formed from the two or more mask patterns.
  • a non-transitory computer readable medium includes a set of instructions that when executed by a processor, cause a computer system to divide a design file between two or more mask patterns.
  • the stitched portions including first features having first feature extensions extending therefrom at first feature interfaces and corresponding second features having second feature extensions extending therefrom at second feature interfaces.
  • a first feature end location (Q1 ) is a distance from each second feature interface to an opposing end of each corresponding first feature extension in each stitched portion.
  • a stitching shift (D) is half a distance from each first feature interface to each corresponding second feature interface of each stitched portion.
  • a first feature width (L1) is a first feature width at each of the first feature interfaces of each stitched portion.
  • a first feature extension length (A1) is a length of each first feature extension.
  • a second feature end location (Q2) is a distance from each first feature interface to an opposing end of each corresponding second feature extension in each stitched portion.
  • a second feature width (L2) is a second feature width at each of the second feature interfaces of each stitched portion.
  • a second feature extension length ( K2 ) is a length of each second feature extension.
  • Figure 1A is a schematic view of a lithography system according to an embodiment.
  • Figure 1 B is a schematic plan view of a substrate exposed to a lithography process.
  • Figure 2 is a schematic diagram of a lithography environment according an embodiment.
  • Figure 3 is a flow diagram of a lithography process according to an embodiment.
  • Figures 4A and 4B are illustrative views of a mask pattern file according to an embodiment.
  • Figure 4C is an illustrative view of a stitched portion according to an embodiment.
  • Figures 4D and 4E are illustrative views of mask pattern files according to an embodiment.
  • Figures 4F — 4I are illustrative views of feature extensions according to embodiments.
  • Embodiments of the present disclosure relate to a system, software application, and method for lithography stitching.
  • Some embodiments of the method includes positioning two or more masks in a propagation direction of a light source.
  • the masks correspond to a pattern to be written into a photoresist layer of a substrate disposed under the masks.
  • Positioning the masks includes stitching a pair of masks.
  • the first mask in the pair includes a set of first features having first feature extensions extending therefrom at first feature interfaces and the second mask includes a set of second features having second feature extensions extending therefrom at second feature interfaces.
  • Each first feature extension stitches with each corresponding second feature extension to form each stitched portion of a first stitched portion of the first pair of masks, the stitched portion of the first pair of masks defining a portion of the pattern to be written into the photoresist layer.
  • Figure 1A is a schematic view of a lithography system 100.
  • Figure 1 B is a schematic, plan view of a substrate 106 exposed to a lithography process.
  • the system includes a projection unit 102 that includes one or more light sources, such as a light emitting diodes (LEDs) or lasers, capable of projecting write beams in the direction of two or more masks 104a, 104b, 104c, ... 104(n-1 ), 104n (collectively referred to as the “the two or more masks 104”).
  • the masks are disposed over the substrate 106.
  • the two or more masks 104 can have mask patterns 405a, 405b, 405c, ... 405(n-1 ), 405n (collectively referred to as the “mask patterns 405” shown in Figures 4A and 4B).
  • the substrate 106 comprises any suitable material, for example, glass, which is used as part of a flat panel display.
  • the substrate 106 is made of other materials capable of being used as a part of the flat panel display.
  • the substrate can have surface width of from about 5 mm to about 70 mm, such as from about 5 mm to about 100 mm, such as from about 5 mm to about 20 mm, alternatively from about 50 mm to 60 mm.
  • the substrate can have surface length of from about 5 mm to about 100 mm, such as from about 5 mm to about 60 mm, such as from about 5 mm to about 20 mm, alternatively from about 50 mm to 60 mm.
  • the substrate can have dimensions of from about 30 mm to about 60 mm by from about 25 mm to about 60 mm.
  • the substrate 106 has a film layer to be patterned formed thereon, such as by pattern etching thereof, and a photoresist layer 110 formed on the film layer to be patterned, which is sensitive to electromagnetic radiation, for example, ultraviolet (UV), extreme ultraviolet (EUV) or deep UV “light”.
  • UV ultraviolet
  • EUV extreme ultraviolet
  • a positive tone photoresist includes portions of the photoresist layer 110, when exposed to radiation, are respectively soluble to a photoresist developer applied to the photoresist layer 110 after the pattern is written into the photoresist layer 110 using the electromagnetic radiation.
  • a negative tone photoresist includes portions of the photoresist layer 110, when exposed to radiation, will be respectively insoluble to photoresist developer applied to the photoresist layer 110 after the pattern is written into the photoresist layer 110 using the electromagnetic radiation.
  • a negative tone development includes the positive tone photoresist layer 110 exposed by bright field mask, where the exposed region will be respectively insoluble in organic solvent (e.g. n-butanol) and remain on the wafer post development. The chemical composition of the photoresist layer 110 determines whether the photoresist layer 110 is a positive photoresist or negative photoresist.
  • the projection unit 102 projects write beams in the direction of one or more of the masks 104.
  • the mask patterns 405 of the two or more masks 104 positioned according to embodiments of a method 300 described herein, correspond to a device pattern 112 to be written into a photoresist layer 110, when the write beams are projected in the direction of one or more of the masks 104.
  • Device portions 114 of the device pattern 112 written into a photoresist layer 110 correspond to stitched portions 403a, 403b, ... 403(n-1) (collectively referred to as the “stitched portions 403” shown in Figures 4B and 4C) of the mask patterns 405.
  • the feature extensions 407 of the mask patterns 405 of interfacing masks of the two or more masks 104 are modeled and positioned to be stitched together.
  • the mask patterns 405 of different masks are obtained by separate exposure and overlapped with each other.
  • the first mask 104a is loaded followed by exposure forming the first mask pattern 405a which is written into the photoresist layer 110; then the second mask 104b is loaded followed by exposure forming the second mask pattern 405b, and the first and second feature extension patterns are overlapped resulting in a stitched mask pattern 405.
  • the feature extensions 407 of interfacing masks of the two or more masks 104 are modeled and positioned (i.e. , overlapped) such that the device pattern 112 is substantially seamless at the device portions 114.
  • the feature extensions 407 of interfacing masks of the two or more masks 104 are modeled and positioned such that that the device pattern 112 is seamless at the device portions 114 written into a photoresist layer 110.
  • the device pattern 112 may correspond to a device to be patterned into the substrate 106 or a film layer disposed on the substrate 106.
  • the device pattern 112 may correspond to one or more devices to be patterned into the substrate 106 or a film layer disposed on the substrate 106.
  • the lithography system 100 is sized to be capable of exposing the entire photoresist layer on the substrate 106.
  • substrate 106 can be supported by a stage 116 operable to positon the substrate 106 in a predetermined path beneath one or more of the masks 104.
  • the movement of the substrate may be controlled by a controller 108.
  • the controller 108 is generally designed to facilitate the control and automation of a lithography process based on a mask pattern file.
  • the mask pattern file (e.g., the mask pattern file 400 shown in Figures 4A and 4B) includes mask pattern data having instructions for the positioning of the two or more masks 104 according to embodiments of the method 300 described herein.
  • the controller 108 may be coupled to or in communication with at least the projection unit 102, the stage 116, and an encoder 118.
  • the projection unit 102 and the encoder 118 may provide information to the controller 108 regarding the substrate processing and the substrate aligning.
  • the projection unit 102 may provide information to the controller 108 to alert the controller 108 that substrate processing has been completed.
  • FIG. 2 is a schematic diagram of a lithography environment 200.
  • the lithography environment 200 includes, but is not limited to, a virtual design device 202, a mask modeling device 204, a mask fabrication device 206, the lithography system 100, a controller 210, and a plurality of communication links 201 , and a transfer system 203.
  • Each of lithography environment devices is operable to be connected to the controller 210 by the communication links 201.
  • each of the lithography environment devices can communicate indirectly by first communicating with the controller 210, followed by the controller communicating with the lithography environment device in question.
  • Each of the lithography environment devices of the lithography environment 200 can be located in the same area or production facility, or the each of the lithography environment devices can be located in different areas.
  • the virtual design device 202 is operable to at least one of create, optimize, verify, and update a design file.
  • the design file corresponds to a device pattern 112 to be written into the photoresist layer 110.
  • the mask modeling device 204 is operable to divide the design file and generate a mask pattern file 400 according to method 300 operations described herein.
  • the mask pattern file 400 includes mask pattern data for the two or more masks 104 according to method 300 operations described herein.
  • the mask fabrication device 206 is operable to receive to mask pattern data for the two or more masks 104 transmitted from the mask modeling device 204.
  • the mask fabrication device 206 is operable to fabricate the mask patterns 405 of the two or more masks 104 that correspond to the device pattern 112 to be written into a photoresist layer 110 when the two or more masks 104 are positioned according to embodiments described herein.
  • the lithography system 100 is operable to receive the two or more masks 104 according to method 300 operations described herein.
  • Each of the plurality of lithography environment devices are additionally indexed with method 300 operations described herein.
  • Each of the virtual design device 202, the mask modeling device 204, the mask fabrication device 206, the lithography system 100, and controller 210 include an on-board processor and memory, where the memory is configured to store instructions corresponding to any portion of the method 300 described below.
  • the communication links 201 may include at least one of wired connections, wireless connections, satellite connections, and the like.
  • the communications links 201 include sending and receiving a universal metrology file (UMF) or any other file used to store data, according to embodiments further described herein.
  • the communications links 201 can include temporarily or permanently storing files or data in the cloud, before transferring or copying the files or data to a lithography system tool.
  • the mask fabrication device 206 and the mask modeling device 204 are connected by the transfer system 203.
  • the transfer system 203 is operable to transfer a substrate between the mask fabrication device 206 and the lithography system 100.
  • the transfer system 203 can include robots or other equipment connectable to the controller 210 operable to transfer the one or more masks 104.
  • the transfer system 203 is physically operable by the user.
  • the controller 210 includes a central processing unit (CPU) 212, support circuits 214 and memory 216.
  • the CPU 212 can be one of any form of computer processor that can be used in an industrial setting for controlling the lithography environment devices.
  • the memory 216 is coupled to the CPU 212.
  • the memory 216 can be one or more of readily available memory, such as random access memory (RAM), read only memory (ROM), floppy disk, hard disk, or any other form of digital storage, local or remote.
  • the support circuits 214 are coupled to the CPU 212 for supporting the processor in a conventional manner. These circuits include cache, power supplies, clock circuits, input/output circuitry, subsystems, and the like.
  • the controller 210 can include the CPU 212 that is coupled to input/output (I/O) devices found in the support circuits 214 and the memory 216.
  • I/O input/output
  • the memory 216 can include one or more software applications, such as a controlling software program.
  • the memory 216 can also include stored media data that is used by the CPU 212 to perform the method 300 described herein.
  • the CPU 212 can be a hardware unit or combination of hardware units capable of executing software applications and processing data.
  • the CPU 212 is generally configured to execute the one or more software applications and process the stored media data, which can be each included within the memory 216.
  • the controller 210 controls the transfer of data and files to and from the various lithography environment devices.
  • the memory 216 is configured to store instructions corresponding to any operation of the method 300 according to embodiments described herein.
  • FIG 3 is a flow diagram of method 300 of a lithography process.
  • a design file is created by the virtual design device 202.
  • the design file corresponds to the device pattern 112 to be written into a photoresist layer 110.
  • the design file is created prior to operations of the method 300 described herein.
  • the mask modeling device 204 divides the design file and generates a mask pattern file 400 having mask pattern data for two or more masks 104 (as shown and described in Figures 4A, 4B, 4D, and 4E).
  • the mask fabrication device 206 fabricates the mask patterns 405 of the two or more masks 104 that correspond to the device pattern 112 to be written into a photoresist layer 110 when the two or more masks 104 are positioned according to embodiments described herein.
  • the two or more masks 104 are received by the lithography system 100 and positioned separately under the projection unit 102 according to the mask pattern data with the feature extensions 407 of the mask patterns 405 of adjacent masks 104 stitched together.
  • the feature extensions 407 of the mask patterns 405 of adjacent masks of the two or more masks 104 (shown in Figures 4A and 4B) are modeled and positioned to be stitched together.
  • the mask patterns 405 of different masks are obtained by separate exposure and overlapped with each other.
  • the first mask 104a is loaded followed by exposure forming the first mask pattern 405a which is written into the photoresist layer 110; then the second mask 104b is loaded followed by exposure forming the second mask pattern 405b, and the first and second feature extension patterns are overlapped resulting in a stitched mask pattern 405.
  • Figures 4A and 4B are illustrative views of a mask pattern file 400.
  • the feature extensions 407 of the mask patterns 405 of interfacing masks of the two or more masks 104 are not stitched.
  • the feature extensions 407a, 407b, 407c, 407d, 407e ... 407(n-1 ), 407n, 407(n+1 ) (collectively referred to as the “feature extensions 407” shown in Figures 4A and 4B) of the mask patterns 405 of interfacing masks of the two or more masks 104 are stitched according to the mask pattern data of the mask pattern file 400 as described at operation 304.
  • the mask pattern file 400 includes two or more masks 104 having features 402a, 402b, 402c, ... 402(n-1 ), 402n (collectively referred to as the “features 402” shown in Figures 4A and 4B) of the mask patterns 405.
  • the stitched portions 403 include features extensions 407 of features 402 that are to be stitched.
  • stitched portion 403a is the stitching between features 402a and 402b.
  • a first pair of masks including a first mask 104a and a second mask 104b is shown.
  • the first mask 104a with a first set of features having first feature extensions 407a extending from a first feature interface 406a to an opposing end 408a of the first feature extensions.
  • the second mask 104b with a second set of features having second feature extensions 407b extending from a second feature interface 406b to an opposing end 408b of the second feature extensions.
  • the first feature extensions 407a stitches with each corresponding second feature extensions 407b at a first stitched portion 403a of the first pair of mask patterns (e.g., 405a and 405b).
  • a second pair of masks is shown including the second mask 104b and a third mask 104c.
  • the second mask stitches with the third mask to form a second stitched portion 403b of the second pair of masks.
  • a single mask can be stitched with one or more additional masks in accordance with some embodiments of the present disclosure.
  • the nth mask 104n can be stitched with an adjacent (n-1 )th mask 104(n-1 ) at a stitched portion 403(n-1 ).
  • the feature extensions 407 of the interfacing portions are modeled and stitched as described and shown in Figure 4C.
  • Figure 4C is an illustrative view of a stitched portion 403.
  • several parameters can be used to model a mask pattern design for each stitched portion 403 for each pair of overlapping mask patterns (e.g., 405a and 405b, 405b and 405c, ... 405(n-1 ) and 405n).
  • a first pair of overlapping mask patterns e.g., 405a and 405b
  • a second mask pattern 405b which overlap at a stitched portion 403.
  • a first feature width L1 of the stitched portion 403 represents a width at the first feature interface 406a between a first feature 402a of the mask pattern 405 and a first feature extension 407a.
  • a second feature width L2 represents a width at the second feature interface 406b between a second feature 402b of the mask pattern 405 and a second feature extension 407b.
  • Feature widths L1 and L2, as used herein, can be collectively represented as “L”.
  • the stitched portion 403 further provides a first feature end location Q1 which is a distance from a second feature interface 406b to an opposing end 408a of a corresponding first feature extension 407a in a stitched portion 403.
  • a second feature end location Q2 is a distance from a first feature interface 406a to an opposing end 408b of a corresponding second feature extension 407b in a stitched portion 403.
  • Feature end locations Q1 and Q2, as used herein, can be collectively represented as “Q”.
  • a stitching shift D is half the distance from the first feature interface 406a to the corresponding second feature interface 406b of a stitched portion 403.
  • a first feature extension length (A1 ) is a length of each first feature extension 407a.
  • A1 is a distance from the first feature interface 406a to the opposing end 408a of a stitched portion 403.
  • a second feature extension length A2 is a length of each second feature extension 407b.
  • A2 is a distance from the first feature interface 406a to the opposing end 408a of a stitched portion 403.
  • Q has a negative value.
  • Q1 is negative when the opposing end 408a of a first feature extension 407a is positioned to overlap with a second feature extension 407b, but does not overlap the second feature interface 406b.
  • Q has a positive value.
  • Q1 can be positive when the opposing end 408a of a first feature extension 407a overlaps a second feature extension 407b and overlaps the second feature interface 406b.
  • each of the parameters measured with respect to the second features 402b do not necessarily have the same values as the measurements for the first features 402a.
  • each first feature interface 406a of the first plurality of feature interfaces comprises a first feature width (L1)
  • each second feature interface 406b of the second plurality of feature interfaces comprises a second feature width (L2).
  • L1 is substantially equal to L2
  • L1 is not equal to L2.
  • each of the parameters A and Q can be the same or different between the first feature 402a and the second feature 402b in the stitched portion 403.
  • each mask can have uniform stitched portions 403, or the stitched portions 403 can be different at different portions of each of the mask patterns 405.
  • Q can be determined based on one or more of A, D, L, and combinations thereof.
  • the feature width (L) at a feature interface is greater than an opposing end width of the corresponding feature extension (e.g. 408a, 408b).
  • Figures 4D and 4E are illustrative views of mask pattern files 400.
  • Figure 4D depicts a pitch 422 and a pitch 424.
  • Pitch 422 is measured from the first leading edge 421 of feature 410 and the first leading edge 423 of the feature 411 .
  • pitch 424 is measured from the first leading edge 425 of feature 416 and the first leading edge 427 of the feature 417.
  • a model can be generated to determine Q and/or D based on a pitch (e.g. 422, 424) between adjacent features of each of the mask patterns 405.
  • the “pitch” is a distance between first leading edges of adjacent features.
  • a mask pattern (e.g. 405b) can have a uniform pitch (e.g. 422) between features (e.g. 410 and 411). In some embodiments, which can be combined with other embodiments described herein, a mask pattern (e.g. 405b) can have different pitches as shown by pitch 422 and 424 in Figure 4D.
  • the mask patterns 400 that can be created with methods and systems of the present disclosure can also include features that are angled as shown in Figure 4D.
  • the mask pattern file 400 depicted in Figure 4D includes a first mask 104a and a second mask 104b that stitches with the first mask 104a at stitched portions 403.
  • the features e.g. 410, 411 , 412, 413, 414, 415, 416, and 417) can vary in angles b and vary in pitch (e.g. 422, 424) between the features (e.g. 410-417).
  • the features (e.g. 410-417) can be angled b at about 0 degrees, or about 30 degrees, or about 90 degrees, or about 120 degrees, or about 150 degrees.
  • Figure 4E further illustrates another example mask pattern file 400 with a first mask 104a and a second mask 104b which include stitched portions 403.
  • the mask pattern file 400 in Figure 4E shows discontinuous features (e.g. 430) rather than continuous features.
  • the features e.g. 410-417
  • the features are line features as depicted in Figure 4D.
  • a number of different mask patterns 405 are possible for the stitching methods 300 and lithography systems 100 of the present disclosure.
  • the stitched portions 403 between adjacent mask patterns e.g. 405a and 405b
  • D is less than l, such as less than half of l. In some embodiments, which can be combined with other embodiments described herein, D is less than L, such as less than 25% less than L.
  • a mask pattern e.g. 405a
  • can have uniform feature width at a feature interface e.g. 406a
  • a mask pattern e.g. 405a
  • can have different feature widths e.g. 432 and 434) at feature interfaces (e.g. 442 and 444) at stitched portions (e.g. 403d, 403e), as shown in Figure 4E.
  • the feature extension shape can also vary in shape depending on one or more of l, Q, L, D, and pitch (e.g. 422, 424).
  • Figures 4F — 4I are illustrative views of example feature extensions 407 having a variety of shapes.
  • Figure 4F depicts a feature extension 407 having a triangular shape
  • Figure 4G depicts a feature extension 407 having a convex shape
  • Figure 4H depicts a feature extension 407 having a convex shape
  • Figure 4I depicts a feature extension 407 with a right angle shape.
  • a constant D and l is used as a nominal condition.
  • the feature extension 407 shape in Figure 4G will be used.
  • the feature extension 407 shape in Figure 4H will be used.
  • the feature extension 407 shape can also be asymmetrical about the axis (e.g. axis x) perpendicular to the line interface axis (e.g. axis y).
  • the feature extension 407 shape can be right triangle.
  • a method of a lithography process that stitches two or more masks enabling transfer of mask patterns to large substrates with seamless transfers at the stitched portions of the two or more masks.
  • Some embodiments of the method includes positioning two or more masks in a propagation direction of a light source.
  • the masks correspond to a pattern to be written into a photoresist layer of a substrate disposed under the masks.
  • Positioning the masks includes stitching a pair of masks.
  • the first mask in the pair includes a set of first features having first feature extensions extending therefrom at first feature interfaces and the second mask includes a set of second features having second feature extensions extending therefrom at second feature interfaces.
  • Each first feature extension stitches with each corresponding second feature extension to form each stitched portion of a first stitched portion of the first pair of masks, the stitched portion of the first pair of masks defining a portion of the pattern to be written into the photoresist layer.

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Preparing Plates And Mask In Photomechanical Process (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Devices For Executing Special Programs (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)

Abstract

Embodiments of the present disclosure relate to methods for positioning masks in a propagation direction of a light source. The masks correspond to a pattern to be written into a photoresist layer of a substrate. The masks are positioned by stitching a first mask and a second mask. The first mask includes a set of first features having first feature extensions extending therefrom at first feature interfaces. The second mask includes a set of second features having second feature extensions extending therefrom at second feature interfaces. Each first feature extension stitches with each corresponding second feature extension to form each stitched portion of a first stitched portion of the first pair of masks. The stitched portion of the first pair of masks defines a portion of the pattern to be written into the photoresist layer.

Description

SYSTEM, SOFTWARE APPLICATION, AND METHOD FOR LITHOGRAPHY
STITCHING
BACKGROUND
Field
[0001] Embodiments of the present disclosure generally relate to photolithography systems. More specifically, embodiments of the present disclosure relates to a system, software application, and method for stitching of the interface between masks.
Description of the Related Art
[0002] Photolithography is widely used in the manufacturing of semiconductor devices, such as for back-end processing of semiconductor devices, and display devices, such for liquid crystal displays (LCDs). For example, large area substrates are often used in the manufacture of display devices, such as optic chips used in augmented reality or virtual reality (AR/VR) devices. A photolithography system has a projection unit that projects write beams in the direction of one or more masks. The one or more masks have a pattern that corresponds to a pattern to be written into the photoresist layer on the surface of the substrate. However, a single mask pattern transferred by the photolithography system, may not cover the entire area of the substrate. Moreover, while multiple mask patterns can be transferred adjacent to one another in order to cover the large area, the stitching area at the interface between the masks can form gaps in the pattern to be written into the photoresist layer. Gaps in the pattern to be written into the photoresist form pattern defects resulting in reduced quality of the display devices. Accordingly, there is a need in the art for improved methods for lithography stitching of masks.
SUMMARY
[0003] In one embodiment, a method is provided. The method includes positioning two or more masks in a propagation direction of a light source, the masks corresponding to a pattern to be written into a photoresist layer of a substrate disposed under the masks. Positioning the masks includes stitching a pair of masks. The first mask in the pair includes a set of first features having first feature extensions extending therefrom at first feature interfaces and the second mask includes a set of second features having second feature extensions extending therefrom at second feature interfaces. Each first feature extension stitches with each corresponding second feature extension to form each stitched portion of a first stitched portion of the first pair of masks, the stitched portion of the first pair of masks defining a portion of the pattern to be written into the photoresist layer.
[0004] In another embodiment, a non-transitory computer readable medium is provided. The non-transitory computer readable medium includes a set of instructions that when executed by a processor, cause a computer system to create a design file having to a pattern to be written into a photoresist layer. The computer system then divides the design file between two or more mask patterns and generates a plurality of features for each of the mask patterns. The features of each of the mask patterns include first feature extensions that are to be stitched with second feature extensions of adjacent mask patterns, and the first feature extensions to be stitched with the second feature extensions define portions of the pattern to be written into the photoresist layer at the interfacing of two or more masks formed from the two or more mask patterns.
[0005] In another embodiment, a non-transitory computer readable medium is provided. The non-transitory computer readable medium includes a set of instructions that when executed by a processor, cause a computer system to divide a design file between two or more mask patterns. The computer system then generates a model of stitched portions of the two or more mask patterns using one or more of Q1 = f(L1 , l1 , D), D = f(L1 , l1 , Q1 ), Q2 = f(L2, A2, D), and D = f(L2, A2, Q2). The stitched portions including first features having first feature extensions extending therefrom at first feature interfaces and corresponding second features having second feature extensions extending therefrom at second feature interfaces. A first feature end location (Q1 ) is a distance from each second feature interface to an opposing end of each corresponding first feature extension in each stitched portion. A stitching shift (D) is half a distance from each first feature interface to each corresponding second feature interface of each stitched portion. A first feature width (L1) is a first feature width at each of the first feature interfaces of each stitched portion. A first feature extension length (A1) is a length of each first feature extension. A second feature end location (Q2) is a distance from each first feature interface to an opposing end of each corresponding second feature extension in each stitched portion. A second feature width (L2) is a second feature width at each of the second feature interfaces of each stitched portion. A second feature extension length ( K2 ) is a length of each second feature extension.
BRIEF DESCRIPTION OF THE DRAWINGS
[0006] So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this disclosure and are therefore not to be considered limiting of its scope, for the disclosure may admit to other equally effective embodiments.
[0007] Figure 1A is a schematic view of a lithography system according to an embodiment.
[0008] Figure 1 B is a schematic plan view of a substrate exposed to a lithography process.
[0009] Figure 2 is a schematic diagram of a lithography environment according an embodiment.
[0010] Figure 3 is a flow diagram of a lithography process according to an embodiment.
[0011] Figures 4A and 4B are illustrative views of a mask pattern file according to an embodiment. [0012] Figure 4C is an illustrative view of a stitched portion according to an embodiment.
[0013] Figures 4D and 4E are illustrative views of mask pattern files according to an embodiment.
[0014] Figures 4F — 4I are illustrative views of feature extensions according to embodiments.
[0015] To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation.
DETAILED DESCRIPTION
[0016] Embodiments of the present disclosure relate to a system, software application, and method for lithography stitching. Some embodiments of the method includes positioning two or more masks in a propagation direction of a light source. The masks correspond to a pattern to be written into a photoresist layer of a substrate disposed under the masks. Positioning the masks includes stitching a pair of masks. The first mask in the pair includes a set of first features having first feature extensions extending therefrom at first feature interfaces and the second mask includes a set of second features having second feature extensions extending therefrom at second feature interfaces. Each first feature extension stitches with each corresponding second feature extension to form each stitched portion of a first stitched portion of the first pair of masks, the stitched portion of the first pair of masks defining a portion of the pattern to be written into the photoresist layer.
[0017] Figure 1A is a schematic view of a lithography system 100. Figure 1 B is a schematic, plan view of a substrate 106 exposed to a lithography process. It is to be understood that the lithography system 100 is an exemplary system and other systems, including systems from other manufacturers, may be used with or modified to accomplish aspects of the present disclosure. The system includes a projection unit 102 that includes one or more light sources, such as a light emitting diodes (LEDs) or lasers, capable of projecting write beams in the direction of two or more masks 104a, 104b, 104c, ... 104(n-1 ), 104n (collectively referred to as the “the two or more masks 104”). The masks are disposed over the substrate 106. The two or more masks 104 can have mask patterns 405a, 405b, 405c, ... 405(n-1 ), 405n (collectively referred to as the “mask patterns 405” shown in Figures 4A and 4B).
[0018] The substrate 106 comprises any suitable material, for example, glass, which is used as part of a flat panel display. In some embodiments, which can be combined with other embodiments described herein, the substrate 106 is made of other materials capable of being used as a part of the flat panel display. In other embodiments, which can be combined with other embodiments described herein, the substrate can have surface width of from about 5 mm to about 70 mm, such as from about 5 mm to about 100 mm, such as from about 5 mm to about 20 mm, alternatively from about 50 mm to 60 mm. In some embodiments, which can be combined with other embodiments described herein, the substrate can have surface length of from about 5 mm to about 100 mm, such as from about 5 mm to about 60 mm, such as from about 5 mm to about 20 mm, alternatively from about 50 mm to 60 mm. For example, the substrate can have dimensions of from about 30 mm to about 60 mm by from about 25 mm to about 60 mm. The substrate 106 has a film layer to be patterned formed thereon, such as by pattern etching thereof, and a photoresist layer 110 formed on the film layer to be patterned, which is sensitive to electromagnetic radiation, for example, ultraviolet (UV), extreme ultraviolet (EUV) or deep UV “light”. A positive tone photoresist includes portions of the photoresist layer 110, when exposed to radiation, are respectively soluble to a photoresist developer applied to the photoresist layer 110 after the pattern is written into the photoresist layer 110 using the electromagnetic radiation. A negative tone photoresist includes portions of the photoresist layer 110, when exposed to radiation, will be respectively insoluble to photoresist developer applied to the photoresist layer 110 after the pattern is written into the photoresist layer 110 using the electromagnetic radiation. A negative tone development includes the positive tone photoresist layer 110 exposed by bright field mask, where the exposed region will be respectively insoluble in organic solvent (e.g. n-butanol) and remain on the wafer post development. The chemical composition of the photoresist layer 110 determines whether the photoresist layer 110 is a positive photoresist or negative photoresist.
[0019] During operation, the projection unit 102 projects write beams in the direction of one or more of the masks 104. The mask patterns 405 of the two or more masks 104, positioned according to embodiments of a method 300 described herein, correspond to a device pattern 112 to be written into a photoresist layer 110, when the write beams are projected in the direction of one or more of the masks 104. Device portions 114 of the device pattern 112 written into a photoresist layer 110 correspond to stitched portions 403a, 403b, ... 403(n-1) (collectively referred to as the “stitched portions 403” shown in Figures 4B and 4C) of the mask patterns 405. The feature extensions 407 of the mask patterns 405 of interfacing masks of the two or more masks 104 (shown in Figures 4A and 4B) are modeled and positioned to be stitched together. In order to achieve pattern stitching, the mask patterns 405 of different masks are obtained by separate exposure and overlapped with each other. In an example lithography exposure process, the first mask 104a is loaded followed by exposure forming the first mask pattern 405a which is written into the photoresist layer 110; then the second mask 104b is loaded followed by exposure forming the second mask pattern 405b, and the first and second feature extension patterns are overlapped resulting in a stitched mask pattern 405. The feature extensions 407 of interfacing masks of the two or more masks 104 are modeled and positioned (i.e. , overlapped) such that the device pattern 112 is substantially seamless at the device portions 114. In some embodiments, which can be combined with other embodiments described herein, the feature extensions 407 of interfacing masks of the two or more masks 104 are modeled and positioned such that that the device pattern 112 is seamless at the device portions 114 written into a photoresist layer 110. In some embodiments, which can be combined with other embodiments described herein, the device pattern 112 may correspond to a device to be patterned into the substrate 106 or a film layer disposed on the substrate 106. In other embodiments, which can be combined with other embodiments described herein, the device pattern 112 may correspond to one or more devices to be patterned into the substrate 106 or a film layer disposed on the substrate 106.
[0020] In some embodiments, which can be combined with other embodiments described herein, the lithography system 100 is sized to be capable of exposing the entire photoresist layer on the substrate 106. In other embodiments, which can be combined with other embodiments described herein, substrate 106 can be supported by a stage 116 operable to positon the substrate 106 in a predetermined path beneath one or more of the masks 104. The movement of the substrate may be controlled by a controller 108. The controller 108 is generally designed to facilitate the control and automation of a lithography process based on a mask pattern file. The mask pattern file (e.g., the mask pattern file 400 shown in Figures 4A and 4B) includes mask pattern data having instructions for the positioning of the two or more masks 104 according to embodiments of the method 300 described herein. The controller 108 may be coupled to or in communication with at least the projection unit 102, the stage 116, and an encoder 118. The projection unit 102 and the encoder 118 may provide information to the controller 108 regarding the substrate processing and the substrate aligning. For example, the projection unit 102 may provide information to the controller 108 to alert the controller 108 that substrate processing has been completed.
[0021] Figure 2 is a schematic diagram of a lithography environment 200. As shown in Figure 2, the lithography environment 200 includes, but is not limited to, a virtual design device 202, a mask modeling device 204, a mask fabrication device 206, the lithography system 100, a controller 210, and a plurality of communication links 201 , and a transfer system 203. Each of lithography environment devices is operable to be connected to the controller 210 by the communication links 201. Alternatively or additionally, each of the lithography environment devices can communicate indirectly by first communicating with the controller 210, followed by the controller communicating with the lithography environment device in question. Each of the lithography environment devices of the lithography environment 200 can be located in the same area or production facility, or the each of the lithography environment devices can be located in different areas.
[0022] The virtual design device 202 is operable to at least one of create, optimize, verify, and update a design file. The design file corresponds to a device pattern 112 to be written into the photoresist layer 110. The mask modeling device 204 is operable to divide the design file and generate a mask pattern file 400 according to method 300 operations described herein. The mask pattern file 400 includes mask pattern data for the two or more masks 104 according to method 300 operations described herein. The mask fabrication device 206 is operable to receive to mask pattern data for the two or more masks 104 transmitted from the mask modeling device 204. According to method 300 operations described herein, the mask fabrication device 206 is operable to fabricate the mask patterns 405 of the two or more masks 104 that correspond to the device pattern 112 to be written into a photoresist layer 110 when the two or more masks 104 are positioned according to embodiments described herein. The lithography system 100 is operable to receive the two or more masks 104 according to method 300 operations described herein.
[0023] Each of the plurality of lithography environment devices are additionally indexed with method 300 operations described herein. Each of the virtual design device 202, the mask modeling device 204, the mask fabrication device 206, the lithography system 100, and controller 210 include an on-board processor and memory, where the memory is configured to store instructions corresponding to any portion of the method 300 described below. The communication links 201 may include at least one of wired connections, wireless connections, satellite connections, and the like. The communications links 201 include sending and receiving a universal metrology file (UMF) or any other file used to store data, according to embodiments further described herein. The communications links 201 can include temporarily or permanently storing files or data in the cloud, before transferring or copying the files or data to a lithography system tool. The mask fabrication device 206 and the mask modeling device 204 are connected by the transfer system 203. The transfer system 203 is operable to transfer a substrate between the mask fabrication device 206 and the lithography system 100. In one embodiment, which can be combined with other embodiments described herein, the transfer system 203 can include robots or other equipment connectable to the controller 210 operable to transfer the one or more masks 104. In one embodiment, which can be combined with other embodiments described herein, the transfer system 203 is physically operable by the user.
[0024] The controller 210 includes a central processing unit (CPU) 212, support circuits 214 and memory 216. The CPU 212 can be one of any form of computer processor that can be used in an industrial setting for controlling the lithography environment devices. The memory 216 is coupled to the CPU 212. The memory 216 can be one or more of readily available memory, such as random access memory (RAM), read only memory (ROM), floppy disk, hard disk, or any other form of digital storage, local or remote. The support circuits 214 are coupled to the CPU 212 for supporting the processor in a conventional manner. These circuits include cache, power supplies, clock circuits, input/output circuitry, subsystems, and the like. The controller 210 can include the CPU 212 that is coupled to input/output (I/O) devices found in the support circuits 214 and the memory 216.
[0025] The memory 216 can include one or more software applications, such as a controlling software program. The memory 216 can also include stored media data that is used by the CPU 212 to perform the method 300 described herein. The CPU 212 can be a hardware unit or combination of hardware units capable of executing software applications and processing data. The CPU 212 is generally configured to execute the one or more software applications and process the stored media data, which can be each included within the memory 216. The controller 210 controls the transfer of data and files to and from the various lithography environment devices. The memory 216 is configured to store instructions corresponding to any operation of the method 300 according to embodiments described herein.
[0026] Figure 3 is a flow diagram of method 300 of a lithography process. At optional operation 301 , a design file is created by the virtual design device 202. The design file corresponds to the device pattern 112 to be written into a photoresist layer 110. In some embodiments, which can be combined with other embodiments described herein, the design file is created prior to operations of the method 300 described herein. At operation 302, the mask modeling device 204 divides the design file and generates a mask pattern file 400 having mask pattern data for two or more masks 104 (as shown and described in Figures 4A, 4B, 4D, and 4E).
[0027] At operation 303, the mask fabrication device 206 fabricates the mask patterns 405 of the two or more masks 104 that correspond to the device pattern 112 to be written into a photoresist layer 110 when the two or more masks 104 are positioned according to embodiments described herein. At operation 304, the two or more masks 104 are received by the lithography system 100 and positioned separately under the projection unit 102 according to the mask pattern data with the feature extensions 407 of the mask patterns 405 of adjacent masks 104 stitched together. The feature extensions 407 of the mask patterns 405 of adjacent masks of the two or more masks 104 (shown in Figures 4A and 4B) are modeled and positioned to be stitched together. In order to achieve pattern stitching, the mask patterns 405 of different masks are obtained by separate exposure and overlapped with each other. In an example lithography exposure process, the first mask 104a is loaded followed by exposure forming the first mask pattern 405a which is written into the photoresist layer 110; then the second mask 104b is loaded followed by exposure forming the second mask pattern 405b, and the first and second feature extension patterns are overlapped resulting in a stitched mask pattern 405.
[0028] Figures 4A and 4B are illustrative views of a mask pattern file 400. As shown in Figure 4A, the feature extensions 407 of the mask patterns 405 of interfacing masks of the two or more masks 104 are not stitched. As shown in Figure 4B, the feature extensions 407a, 407b, 407c, 407d, 407e ... 407(n-1 ), 407n, 407(n+1 ) (collectively referred to as the “feature extensions 407” shown in Figures 4A and 4B) of the mask patterns 405 of interfacing masks of the two or more masks 104 are stitched according to the mask pattern data of the mask pattern file 400 as described at operation 304. The mask pattern file 400 includes two or more masks 104 having features 402a, 402b, 402c, ... 402(n-1 ), 402n (collectively referred to as the “features 402” shown in Figures 4A and 4B) of the mask patterns 405. The stitched portions 403 include features extensions 407 of features 402 that are to be stitched. For example, stitched portion 403a is the stitching between features 402a and 402b.
[0029] For example, as shown in Figures 4A and 4B, a first pair of masks including a first mask 104a and a second mask 104b is shown. The first mask 104a with a first set of features having first feature extensions 407a extending from a first feature interface 406a to an opposing end 408a of the first feature extensions. The second mask 104b with a second set of features having second feature extensions 407b extending from a second feature interface 406b to an opposing end 408b of the second feature extensions. The first feature extensions 407a stitches with each corresponding second feature extensions 407b at a first stitched portion 403a of the first pair of mask patterns (e.g., 405a and 405b). As shown in Figure 4A and 4B, a second pair of masks is shown including the second mask 104b and a third mask 104c. The second mask stitches with the third mask to form a second stitched portion 403b of the second pair of masks. In some embodiments, which can be combined with other embodiments described herein, a single mask can be stitched with one or more additional masks in accordance with some embodiments of the present disclosure. As shown in Figures 4A and 4B, the nth mask 104n can be stitched with an adjacent (n-1 )th mask 104(n-1 ) at a stitched portion 403(n-1 ). The feature extensions 407 of the interfacing portions are modeled and stitched as described and shown in Figure 4C.
[0030] Figure 4C is an illustrative view of a stitched portion 403. As shown in Figure 4C, several parameters can be used to model a mask pattern design for each stitched portion 403 for each pair of overlapping mask patterns (e.g., 405a and 405b, 405b and 405c, ... 405(n-1 ) and 405n). In one example, a first pair of overlapping mask patterns (e.g., 405a and 405b) is provided having a first mask pattern 405a and a second mask pattern 405b which overlap at a stitched portion 403. Each of the parameters described herein is described with reference to a first feature 402a and a second feature 402b of a first pair of stitched masks of the stitched portion 403. [0031] A first feature width L1 of the stitched portion 403 represents a width at the first feature interface 406a between a first feature 402a of the mask pattern 405 and a first feature extension 407a. A second feature width L2 represents a width at the second feature interface 406b between a second feature 402b of the mask pattern 405 and a second feature extension 407b. Feature widths L1 and L2, as used herein, can be collectively represented as “L”. The stitched portion 403 further provides a first feature end location Q1 which is a distance from a second feature interface 406b to an opposing end 408a of a corresponding first feature extension 407a in a stitched portion 403. A second feature end location Q2 is a distance from a first feature interface 406a to an opposing end 408b of a corresponding second feature extension 407b in a stitched portion 403. Feature end locations Q1 and Q2, as used herein, can be collectively represented as “Q”. A stitching shift D, is half the distance from the first feature interface 406a to the corresponding second feature interface 406b of a stitched portion 403. A first feature extension length (A1 ) is a length of each first feature extension 407a. For example, A1 is a distance from the first feature interface 406a to the opposing end 408a of a stitched portion 403. A second feature extension length A2 is a length of each second feature extension 407b. For example, A2 is a distance from the first feature interface 406a to the opposing end 408a of a stitched portion 403.
[0032] In one example, when Q1 and Q2 are equal to zero, then A1 = A2 = D + D. In some embodiments, which can be combined with other embodiments described herein, Q has a negative value. For example, Q1 is negative when the opposing end 408a of a first feature extension 407a is positioned to overlap with a second feature extension 407b, but does not overlap the second feature interface 406b. In some embodiments, which can be combined with other embodiments described herein, Q has a positive value. For example, Q1 can be positive when the opposing end 408a of a first feature extension 407a overlaps a second feature extension 407b and overlaps the second feature interface 406b. In some embodiments, which can be combined with other embodiments, the mask modeling device 204 generates a model of stitched portions 403 of the two or more mask patterns 405 using Q1 = f(L1 , A1 , D) or D = f(L1 , A1 , Q), the stitched portions 403 including first features 402a having first feature extensions 407a extending therefrom at first feature interfaces 406a and corresponding second features 402b having second feature extensions 407b extending therefrom at second feature interfaces 406b.
[0033] Each of the parameters measured with respect to the second features 402b do not necessarily have the same values as the measurements for the first features 402a. In some embodiments, which can be combined with other embodiments described herein, each first feature interface 406a of the first plurality of feature interfaces comprises a first feature width (L1), and each second feature interface 406b of the second plurality of feature interfaces comprises a second feature width (L2). In some embodiments, which can be combined with other embodiments described herein, L1 is substantially equal to L2, alternatively L1 is not equal to L2. Similarly, each of the parameters A and Q can be the same or different between the first feature 402a and the second feature 402b in the stitched portion 403. Additionally, each mask can have uniform stitched portions 403, or the stitched portions 403 can be different at different portions of each of the mask patterns 405.
[0034] In some embodiments, which can be combined with other embodiments described herein, Q can be determined based on one or more of A, D, L, and combinations thereof. For example, one or more equations, such as Q = f(L, A, D), D = f(L, l, q), Q1 = f(L1 , l1 , D), Q2 = f(L2, A2, D), D = f(L1 , l1 , Q1 ), D = f(L2, A2, Q2), D = f(L1 , A1 , Q1 ) = f(L2, A2, Q2), or combinations thereof can be modeled or solved for one or more of the parameters, such as q, D, Q1 , Q2, A1 , A2, or combinations thereof. In some embodiments, which can be combined with other embodiments described herein, the feature width (L) at a feature interface (e.g. 406a, 406b) is greater than an opposing end width of the corresponding feature extension (e.g. 408a, 408b).
[0035] Figures 4D and 4E are illustrative views of mask pattern files 400. Figure 4D depicts a pitch 422 and a pitch 424. Pitch 422 is measured from the first leading edge 421 of feature 410 and the first leading edge 423 of the feature 411 . Similarly, pitch 424 is measured from the first leading edge 425 of feature 416 and the first leading edge 427 of the feature 417. In some embodiments, which can be combined with other embodiments described herein, a model can be generated to determine Q and/or D based on a pitch (e.g. 422, 424) between adjacent features of each of the mask patterns 405. As used herein, the “pitch” is a distance between first leading edges of adjacent features. In some embodiments, which can be combined with other embodiments described herein, a mask pattern (e.g. 405b) can have a uniform pitch (e.g. 422) between features (e.g. 410 and 411). In some embodiments, which can be combined with other embodiments described herein, a mask pattern (e.g. 405b) can have different pitches as shown by pitch 422 and 424 in Figure 4D.
[0036] In some embodiments, which can be combined with other embodiments described herein, the mask patterns 400 that can be created with methods and systems of the present disclosure can also include features that are angled as shown in Figure 4D. As can be seen, the mask pattern file 400 depicted in Figure 4D includes a first mask 104a and a second mask 104b that stitches with the first mask 104a at stitched portions 403. Moreover, the features (e.g. 410, 411 , 412, 413, 414, 415, 416, and 417) can vary in angles b and vary in pitch (e.g. 422, 424) between the features (e.g. 410-417). For example, the features (e.g. 410-417) can be angled b at about 0 degrees, or about 30 degrees, or about 90 degrees, or about 120 degrees, or about 150 degrees.
[0037] Figure 4E further illustrates another example mask pattern file 400 with a first mask 104a and a second mask 104b which include stitched portions 403. The mask pattern file 400 in Figure 4E shows discontinuous features (e.g. 430) rather than continuous features. In some embodiments, which can be combined with other embodiments described herein, the features (e.g. 410-417) are line features as depicted in Figure 4D. As can be seen, a number of different mask patterns 405 are possible for the stitching methods 300 and lithography systems 100 of the present disclosure. In some embodiments, which can be combined with other embodiments described herein, the stitched portions 403 between adjacent mask patterns (e.g. 405a and 405b) are seamless. In some embodiments, which can be combined with other embodiments described herein, D is less than l, such as less than half of l. In some embodiments, which can be combined with other embodiments described herein, D is less than L, such as less than 25% less than L. With respect to the feature width (L), a mask pattern (e.g. 405a) can have uniform feature width at a feature interface (e.g. 406a) of stitched portions (e.g. 403a, 403b, 403c, 403d, 403f) or a mask pattern (e.g. 405a) can have different feature widths (e.g. 432 and 434) at feature interfaces (e.g. 442 and 444) at stitched portions (e.g. 403d, 403e), as shown in Figure 4E.
[0038] Additionally, the feature extension shape can also vary in shape depending on one or more of l, Q, L, D, and pitch (e.g. 422, 424). Figures 4F — 4I are illustrative views of example feature extensions 407 having a variety of shapes. In particular, Figure 4F depicts a feature extension 407 having a triangular shape, Figure 4G depicts a feature extension 407 having a convex shape, Figure 4H depicts a feature extension 407 having a convex shape, and Figure 4I depicts a feature extension 407 with a right angle shape. For example, referring to Figure 4F, a constant D and l is used as a nominal condition. If the stitching requires more overlapping area, the feature extension 407 shape in Figure 4G will be used. Alternatively, if the stitching requires less overlapping area, the feature extension 407 shape in Figure 4H will be used. As can be seen in Figure 4I, the feature extension 407 shape can also be asymmetrical about the axis (e.g. axis x) perpendicular to the line interface axis (e.g. axis y). For example, the feature extension 407 shape can be right triangle.
[0039] In summation, a method of a lithography process is provided that stitches two or more masks enabling transfer of mask patterns to large substrates with seamless transfers at the stitched portions of the two or more masks. Some embodiments of the method includes positioning two or more masks in a propagation direction of a light source. The masks correspond to a pattern to be written into a photoresist layer of a substrate disposed under the masks. Positioning the masks includes stitching a pair of masks. The first mask in the pair includes a set of first features having first feature extensions extending therefrom at first feature interfaces and the second mask includes a set of second features having second feature extensions extending therefrom at second feature interfaces. Each first feature extension stitches with each corresponding second feature extension to form each stitched portion of a first stitched portion of the first pair of masks, the stitched portion of the first pair of masks defining a portion of the pattern to be written into the photoresist layer.
[0040] While the foregoing is directed to embodiments of the present disclosure, other and further embodiments of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

Claims

Claims:
1 . A method, comprising: positioning two or more masks in a propagation direction of a light source, the masks corresponding to a pattern to be written into a photoresist layer of a substrate disposed under the masks, the positioning masks comprising: stitching a first pair of masks comprising a first mask and a second mask, wherein: the first mask comprises a set of first features having first feature extensions extending therefrom at first feature interfaces; the second mask comprises a set of second features having second feature extensions extending therefrom at second feature interfaces; and each first feature extension stitches with each corresponding second feature extension to form each stitched portion of a first stitched portion of the first pair of masks, the stitched portion of the first pair of masks defining a portion of the pattern to be written into the photoresist layer.
2. The method of claim 1 , further comprising determining a first feature end location (Q1 ) defined as a distance from each second feature interface to an opposing end of each corresponding first feature extension in the first stitched portion.
3. The method of claim 2, wherein determining each Q1 is based on: a first feature width (L1 ) defined as a first feature width at each of the first feature interfaces of each stitched portion; and a stitching shift (D) defined as half a distance from each first feature interface to each corresponding second feature interface of the stitched portion.
4. The method of claim 2, wherein determining Q1 is based on: a first feature width (L1 ) defined as a first feature width at each of the first feature interfaces of each stitched portion; and a first feature extension length (A1 ) defined as a length of each first feature extension.
5. The method of claim 2, further comprising determining Q1 based on a pitch between adjacent features of the first mask, wherein the pitch is a distance between first leading edges of each adjacent feature.
6. The method of claim 1 , wherein each first feature interface comprises a first feature width (L1 ) defined as a width of each first feature interface, each L1 is greater than a width at each corresponding opposing end of the first feature extension; and wherein each second feature interface comprises a second feature width (L2) defined as a width of each second feature interface, each L2 is greater than a width at each corresponding opposing end of the second feature extension.
7. The method of claim 6, wherein L1 is substantially equal to L2.
8. The method of claim 6, wherein L1 is not equal to L2.
9. The method of claim 1 , further comprising determining a first feature extension shape based on a first feature end location (Q1) defined as a distance from each second feature interface to an opposing end of each corresponding first feature extension in each stitched portion.
10. The method of claim 9, wherein the first feature extension shape has one a triangular shape, convex shape, and concave shape.
11. The method of claim 1, further comprising determining dimensions of the stitched portion by solving Q1 =f(L1 , l1 , D) or D =f(L1 , l1 , Q1 ); wherein a first feature end location (Q1) is defined as a distance from each second feature interface to an opposing end of each corresponding first feature extension in each stitched portion; wherein a stitching shift (D) is defined as half a distance from each first feature interface to each corresponding second feature interface of each stitched portion; wherein a first feature width (L1 ) is defined is a first feature width at each of the first feature interfaces of each stitched portion; and wherein a first feature extension length (A1 ) is defined as a length of each first feature extension.
12. The method of claim 1, further comprising stitching the first mask with a third mask to form a second stitched portion, the second stitched portion defining a second portion of the pattern to be written into the photoresist layer.
13. The method of claim 1 , further comprising forming the masks comprising: creating a design file, the design file having to the pattern to be written into a photoresist layer; dividing the design file between two or more mask patterns; and generating a plurality of features for each of the mask patterns, wherein: stitching features of each of the mask patterns include first feature extensions that are to be stitched with second feature extensions of adjacent mask patterns; and the first feature extensions to be stitched with the second feature extensions define portions of the pattern to be written into the photoresist layer at the stitching of the masks formed from the mask patterns.
14. A non-transitory computer readable medium storing instructions that when executed by a processor, cause a computer system to perform the steps of: creating a design file, the design file having to a pattern to be written into a photoresist layer; dividing the design file between a plurality of mask patterns; and generating a plurality of features for each of the mask patterns, wherein: overlapping features of each of the mask patterns include first feature extensions that are to be stitched with second feature extensions of adjacent mask patterns; and each of the first feature extensions to be stitched with each of the second feature extensions define each stitched portion of the pattern to be written into the photoresist layer at the stitching of the masks formed from the mask patterns.
15. The non-transitory computer-readable medium of claim 14, further comprising determining dimensions of each stitched portion by solving one or more of Q1 =f(L1 , l1 , D), D =f(L2, A2, Q2), Q2 =f(L2, A2, D), and D =f(L2, A2, Q2): wherein a first feature end location (Q1 ) is defined as a distance from each second feature interface to an opposing end of each corresponding first feature extension in each stitched portion; wherein a stitching shift (D) is defined as half a distance from each first feature interface to each corresponding second feature interface of each stitched portion; wherein a first feature width (L1 ) is defined as a first feature width at each of the first feature interfaces of each stitched portion; wherein a first feature extension length (A1 ) is defined as a length of each first feature extension; wherein a second feature end location (Q2) is defined as a distance from each first feature interface to an opposing end of each corresponding second feature extension in each stitched portion; wherein a second feature width (L2) is defined as a second feature width at each of the second feature interfaces of each stitched portion; and wherein a second feature extension length (A2) is defined as a length of each second feature extension.
16. The non-transitory computer-readable medium of claim 15, further comprising determining a first feature extension shape based on one or more of Q1 , L1 , A1 , and D.
17. The non-transitory computer-readable medium of claim 14, further comprising: determining a first feature end location (Q1 ) defined as a distance from each second feature interface to an opposing end of each corresponding first feature extension of each stitched portion.
18. The non-transitory computer-readable medium of claim 17, wherein determining Q1 is based on a first feature width (L1 ) defined as a first feature width at each of the first feature interfaces of each stitched portion and a stitching shift (D) defined as half a distance from each first feature interface to each corresponding second feature interface of each stitched portion.
19. The non-transitory computer-readable medium of claim 17, further comprising: wherein determining Q1 is based on a pitch between adjacent features of a mask pattern, wherein the pitch is a distance between first leading edges of each adjacent features.
20. A non-transitory computer readable medium storing instructions that when executed by a processor, cause a computer system to perform the steps of: dividing a design file between two or more mask patterns; and generating a model of stitched portions of the two or more mask patterns using one or more of Q1 =f(L1 , l1 , D), D =f(L2, A2, Q2), Q2 =f(L2, A2, D), and D =f(L2, A2, Q2): the stitched portions comprising first features having first feature extensions extending therefrom at first feature interfaces and corresponding second features having second feature extensions extending therefrom at second feature interfaces; wherein a first feature end location (Q1 ) is defined as a distance from each second feature interface to an opposing end of each corresponding first feature extension in each stitched portion; wherein a stitching shift (D) is defined as half a distance from each first feature interface to each corresponding second feature interface of each stitched portion; wherein a first feature width (L1 ) is defined as a first feature width at each of the first feature interfaces of each stitched portion; wherein a first feature extension length (A1 ) is defined as a length of each first feature extension; wherein a second feature end location (Q2) is defined as a distance from each first feature interface to an opposing end of each corresponding second feature extension in each stitched portion; wherein a second feature width (L2) is defined as a second feature width at each of the second feature interfaces of each stitched portion; and wherein a second feature extension length ( K2 ) is defined as a length of each second feature extension.
PCT/US2020/064569 2020-01-21 2020-12-11 System, software application, and method for lithography stitching WO2021150316A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
EP20916036.5A EP4094126A4 (en) 2020-01-21 2020-12-11 System, software application, and method for lithography stitching
KR1020227027881A KR20220126758A (en) 2020-01-21 2020-12-11 Systems, software applications and methods for lithographic stitching
JP2022543418A JP2023511069A (en) 2020-01-21 2020-12-11 Systems, software applications, and methods for lithographic stitching
CN202080092787.2A CN114945870B (en) 2020-01-21 2020-12-11 System, software application and method for lithographic stitching

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US16/748,202 US11237485B2 (en) 2020-01-21 2020-01-21 System, software application, and method for lithography stitching
US16/748,202 2020-01-21

Publications (1)

Publication Number Publication Date
WO2021150316A1 true WO2021150316A1 (en) 2021-07-29

Family

ID=76856888

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2020/064569 WO2021150316A1 (en) 2020-01-21 2020-12-11 System, software application, and method for lithography stitching

Country Status (7)

Country Link
US (1) US11237485B2 (en)
EP (1) EP4094126A4 (en)
JP (1) JP2023511069A (en)
KR (1) KR20220126758A (en)
CN (1) CN114945870B (en)
TW (1) TW202144909A (en)
WO (1) WO2021150316A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113696652B (en) * 2021-08-05 2023-03-24 Tcl华星光电技术有限公司 Ink-jet printing pattern and splicing jet printing method
US11892774B2 (en) * 2021-08-30 2024-02-06 Taiwan Semiconductor Manufacturing Company, Ltd. Lithography
WO2023200676A1 (en) * 2022-04-12 2023-10-19 Applied Materials, Inc. Lithography stitching

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09251954A (en) 1996-01-10 1997-09-22 Nikon Corp Semiconductor device, reticle, and projection exposure method
KR20020002173A (en) * 2000-06-29 2002-01-09 박종섭 Photomask pattern of e-beam lithography apparatus
US20020150828A1 (en) 2000-02-16 2002-10-17 Nikon Corporation Microlithographic exposure methods using a segmented reticle defining pattern elements exhibiting reduced incidence of stitching anomalies when imaged on a substrate
US20130182940A1 (en) * 2006-09-13 2013-07-18 Asml Netherlands B.V. Method and Apparatus for Performing Model-Based OPC for Pattern Decomposed Features
US20140035151A1 (en) * 2012-08-06 2014-02-06 Globalfoundries Inc. Integrated circuits and methods for fabricating integrated circuits using double patterning processes
US20150192823A1 (en) * 2013-12-31 2015-07-09 Shenzhen China Star Optoelectronics Technology Co., Ltd. Exposure method for glass substrate of liquid crystal display
US20180267408A1 (en) 2017-03-14 2018-09-20 Infineon Technologies Ag Reticle and exposure method including projection of a reticle pattern into neighboring exposure fields
US20190164899A1 (en) * 2017-11-30 2019-05-30 Taiwan Semiconductor Manufacturing Company, Ltd. System and Method for Aligned Stitching

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2743410B2 (en) * 1988-11-15 1998-04-22 ソニー株式会社 Photomask and pattern forming method
US5792591A (en) * 1993-12-08 1998-08-11 U.S. Philips Corporation Method of manufacturing a semiconductor device whereby photomasks comprising partial patterns are projected onto a photoresist layer so as to merge into one another
US5652163A (en) 1994-12-13 1997-07-29 Lsi Logic Corporation Use of reticle stitching to provide design flexibility
KR100253580B1 (en) * 1996-10-02 2000-04-15 김영환 Mask for stitching
JP3576791B2 (en) * 1998-03-16 2004-10-13 株式会社東芝 Mask pattern design method
US6090528A (en) 1999-10-27 2000-07-18 Gordon; Michael S. Spot-to-spot stitching in electron beam lithography utilizing square aperture with serrated edge
JP2001308004A (en) * 2000-02-16 2001-11-02 Nikon Corp Method of manufacturing semiconductor device and electron beam exposure method
US20020016015A1 (en) * 2000-02-16 2002-02-07 Tomoharu Fujiwara Microelectronic-device fabrication method
GB2383140A (en) 2001-12-13 2003-06-18 Zarlink Semiconductor Ltd Exposure positioning in photolithography
US6982135B2 (en) * 2003-03-28 2006-01-03 Taiwan Semiconductor Manufacturing Co., Ltd. Pattern compensation for stitching
JP5341399B2 (en) * 2008-06-03 2013-11-13 ルネサスエレクトロニクス株式会社 PATTERN VERIFICATION METHOD, PATTERN VERIFICATION DEVICE, PROGRAM, AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD
JP2011061004A (en) 2009-09-10 2011-03-24 Elpida Memory Inc Semiconductor device, and method of manufacturing the same
JP2011205042A (en) * 2010-03-26 2011-10-13 Panasonic Electric Works Co Ltd Method of manufacturing printed wiring board
US10283437B2 (en) * 2012-11-27 2019-05-07 Advanced Micro Devices, Inc. Metal density distribution for double pattern lithography
US9087740B2 (en) 2013-12-09 2015-07-21 International Business Machines Corporation Fabrication of lithographic image fields using a proximity stitch metrology
JP2016015470A (en) * 2014-06-12 2016-01-28 キヤノン株式会社 Lithographic apparatus and method of manufacturing article
CN109491218B (en) * 2018-12-29 2019-10-01 成都中电熊猫显示科技有限公司 Reduce the method and device of exposure figure stitching portion color difference

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09251954A (en) 1996-01-10 1997-09-22 Nikon Corp Semiconductor device, reticle, and projection exposure method
US20020150828A1 (en) 2000-02-16 2002-10-17 Nikon Corporation Microlithographic exposure methods using a segmented reticle defining pattern elements exhibiting reduced incidence of stitching anomalies when imaged on a substrate
KR20020002173A (en) * 2000-06-29 2002-01-09 박종섭 Photomask pattern of e-beam lithography apparatus
US20130182940A1 (en) * 2006-09-13 2013-07-18 Asml Netherlands B.V. Method and Apparatus for Performing Model-Based OPC for Pattern Decomposed Features
US20140035151A1 (en) * 2012-08-06 2014-02-06 Globalfoundries Inc. Integrated circuits and methods for fabricating integrated circuits using double patterning processes
US20150192823A1 (en) * 2013-12-31 2015-07-09 Shenzhen China Star Optoelectronics Technology Co., Ltd. Exposure method for glass substrate of liquid crystal display
US20180267408A1 (en) 2017-03-14 2018-09-20 Infineon Technologies Ag Reticle and exposure method including projection of a reticle pattern into neighboring exposure fields
US20190164899A1 (en) * 2017-11-30 2019-05-30 Taiwan Semiconductor Manufacturing Company, Ltd. System and Method for Aligned Stitching

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP4094126A4

Also Published As

Publication number Publication date
EP4094126A1 (en) 2022-11-30
US11237485B2 (en) 2022-02-01
TW202144909A (en) 2021-12-01
KR20220126758A (en) 2022-09-16
US20210223704A1 (en) 2021-07-22
CN114945870A (en) 2022-08-26
JP2023511069A (en) 2023-03-16
EP4094126A4 (en) 2024-03-13
CN114945870B (en) 2023-12-29

Similar Documents

Publication Publication Date Title
WO2021150316A1 (en) System, software application, and method for lithography stitching
TWI506672B (en) Method for fracturing and forming circular patterns on a surface and for manufacturing a semiconductor device
JP4639113B2 (en) Method and program for optimizing a design formed on a substrate
JP2022115887A (en) Free-form distortion correction
TW202221421A (en) Process, system, and software for maskless lithography systems
CN109656093B (en) Method for designing layout of photomask and method for manufacturing photomask
KR102701714B1 (en) Universal metrology files, protocols, and processes for maskless lithography systems
US20230074316A1 (en) Mask process correction methods and methods of fabricating lithographic mask using the same
CN108305231A (en) A kind of lens distortion antidote in mask-free photolithography technology
JPS58173835A (en) Correcting method for defect of resist pattern
US20240280913A1 (en) System, software application, and method for dose uniformity improvement
WO2023177869A1 (en) Resist modeling method for angled gratings
US20240126180A1 (en) Scaling for die-last advanced ic packaging
WO2024086042A1 (en) Scaling for die-last advanced ic packaging
JPH04214612A (en) Projection aligner
JPS63275115A (en) Pattern forming method for semiconductor device
JPH10335205A (en) Pattern design method of semiconductor integrated circuit
TW202433193A (en) Scaling for die-last advanced ic packaging
US9632407B2 (en) Mask processing apparatus and mask processing method
JPH07111239A (en) Aligner
WO2023239890A1 (en) Automated metrology method for large devices
JPH07183205A (en) Alignment method

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20916036

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2022543418

Country of ref document: JP

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 20227027881

Country of ref document: KR

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 2020916036

Country of ref document: EP

Effective date: 20220822