WO2021135407A1 - Output matching network for differential power amplifier - Google Patents

Output matching network for differential power amplifier Download PDF

Info

Publication number
WO2021135407A1
WO2021135407A1 PCT/CN2020/116261 CN2020116261W WO2021135407A1 WO 2021135407 A1 WO2021135407 A1 WO 2021135407A1 CN 2020116261 W CN2020116261 W CN 2020116261W WO 2021135407 A1 WO2021135407 A1 WO 2021135407A1
Authority
WO
WIPO (PCT)
Prior art keywords
pair
transmission lines
coupled transmission
transmission line
matching network
Prior art date
Application number
PCT/CN2020/116261
Other languages
French (fr)
Chinese (zh)
Inventor
蒋一帆
夏冬
盖川
Original Assignee
南京米乐为微电子科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 南京米乐为微电子科技有限公司 filed Critical 南京米乐为微电子科技有限公司
Publication of WO2021135407A1 publication Critical patent/WO2021135407A1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/56—Modifications of input or output impedances, not otherwise provided for
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers

Definitions

  • the utility model relates to a matching network, in particular to an output matching network for a power amplifier.
  • microwave and millimeter wave resources have received more and more attention from military, civilian, commercial and related personnel in special fields.
  • the power amplifier is the key period in the microwave and millimeter wave system. It mainly plays a role in increasing the output power of the system. High output power can ensure that the system link has stronger anti-interference ability, better signal quality and farther.
  • the working radius of the system, and the monolithic integrated millimeter-wave power amplifier based on semiconductor technology has outstanding characteristics such as high stability, miniaturization, low cost, and low power consumption. It plays a huge role in the fields of communications, radar and special sensing applications.
  • the utility model provides an output matching network for a differential power amplifier.
  • the utility model provides an output matching network for a differential power amplifier.
  • the output matching network includes M pairs of mirror-symmetrically arranged coupling transmission lines, and a pair of mirror-symmetrical coupling transmission lines suitable for each pair. Equipped with microstrip transmission line and matching capacitor, M ⁇ 1;
  • Each pair of coupled transmission lines arranged in mirror symmetry includes a left coupled transmission line and a right coupled transmission line.
  • the electrical parameters of the coupled transmission lines in the same matching network are equal and their electrical lengths are less than 90 degrees.
  • the matching capacitance is a transistor parasitic capacitance or a MIM capacitance or a MOM capacitance.
  • the microstrip transmission line is a DC bias network.
  • the output matching network is an impedance matching network that provides the output impedance required by the differential power transistor in the differential power amplifier in the ultra-wideband microwave and millimeter wave frequency range.
  • the output matching network only includes a pair of coupled transmission lines arranged in mirror symmetry:
  • the isolated ends of the two coupled transmission lines in the pair are connected through the second output matching capacitor C_k2; the isolated end of the left coupled transmission line in the pair is connected to the port OUTk+, and the isolated end of the right coupled transmission line in the pair is connected to the port OUTk- ;
  • the through ends of the two coupled transmission lines in the pair are connected to the port Ak through the first output microstrip transmission line TL_Ak;
  • the input ends of the two coupled transmission lines in the pair are connected through the first output matching capacitor C_k1; the input end of the left coupled transmission line in the pair is connected to the port INk+, and the input end of the right coupled transmission line in the pair is connected to the port INk- .
  • the output matching network includes two pairs of coupled transmission lines arranged in mirror symmetry:
  • the input ends of the two coupled transmission lines in the pair on the left are connected through the third matching capacitor C_K3; the input ends of the two coupled transmission lines in the pair on the right are connected through the fourth matching capacitor C_K4;
  • the input end of the left coupling transmission line is connected to the port INK1+, the input end of the right coupling transmission line of the left pair of coupling transmission lines is connected to the port INK1-, and the input end of the left coupling transmission line of the right pair of coupling transmission lines is connected to the port INK2+,
  • the input end of the right coupling transmission line in the pair of coupling transmission lines on the right is connected to the port INK2-;
  • the coupling ends of the two coupled transmission lines in the pair on the left are connected; the coupling ends of the two coupled transmission lines in the pair on the right are connected;
  • the through ends of the two coupled transmission lines in the left pair are connected through the second output microstrip transmission line TL_AK to connect to port AK; the through ends of the two coupled transmission lines in the right pair are connected through the third microstrip transmission line TL_BK Port BK;
  • the isolated end of the left coupled transmission line in the left pair of coupled transmission lines and the isolated end of the right coupled transmission line in the right pair of coupled transmission lines are connected by the third output matching capacitor C_K5; the isolated end of the left coupled transmission line in the left pair of coupled transmission lines is connected with The port OUTK+ is connected, and the isolated end of the right coupling transmission line in the pair of coupling transmission lines on the right is connected to the port OUTK-;
  • the isolated end of the right coupled transmission line in the pair of coupled transmission lines on the left is connected to the isolated end of the left coupled transmission line in the pair of coupled transmission lines on the right.
  • the utility model provides an output matching network for a differential power amplifier, and its inherent electromagnetic coupling energy transfer mode can provide a good electrostatic protection function for the output end of the differential power amplifier, and enhance the anti-interference performance of the device;
  • the utility model uses a microstrip coupling transmission line to realize a broadband, low loss and miniaturized output impedance matching network, and its input impedance value tracks the optimal load value of the differential power transistor in the differential power amplifier in the ultra-wide frequency band; the utility model
  • the utility model On the basis of achieving broadband performance, the inherent loss of the network can be reduced to improve the working efficiency of the amplifier, and compared with the traditional structure, the chip size can be effectively reduced and the manufacturing cost can be saved.
  • FIG. 1 is a schematic diagram of the circuit structure of an output matching network for a differential power amplifier provided by one of the embodiments;
  • FIG. 2 is a schematic diagram of the circuit structure of an output matching network for a differential power amplifier provided by another embodiment
  • FIG. 3 is a schematic block diagram of the output matching network provided by one of the embodiments applied to a single-channel two-stage differential power amplifier;
  • Figure 4 is a schematic block diagram of the output matching network provided by another embodiment applied to a two-way two-stage differential power amplifier.
  • the utility model provides an output matching network for a differential power amplifier, which includes several pairs of coupling transmission lines arranged in mirror symmetry, and a microstrip transmission line and a matching capacitor adapted to the coupling transmission line. It can also be said that the output matching network for the differential power amplifier includes M pairs of coupled transmission lines arranged in mirror symmetry, and a microstrip transmission line and matching capacitance adapted to each pair of coupled transmission lines arranged in mirror symmetry, M ⁇ 1.
  • Each pair of coupled transmission lines arranged in mirror symmetry includes a left coupled transmission line and a right coupled transmission line.
  • the output matching network only includes a pair of coupled transmission lines arranged in mirror symmetry, specifically:
  • the isolated ends of the two coupled transmission lines in the pair are connected through the second output matching capacitor C_k2; the isolated end of the left coupled transmission line in the pair is connected to the port OUTk+, and the isolated end of the right coupled transmission line in the pair is connected to the port OUTk- ;
  • the through ends of the two coupled transmission lines in the pair are connected to the port Ak through the first output microstrip transmission line TL_Ak;
  • the input ends of the two coupled transmission lines in the pair are connected through the first output matching capacitor C_k1; the input end of the left coupled transmission line in the pair is connected to the port INk+, and the input end of the right coupled transmission line in the pair is connected to the port INk- .
  • the output matching network provided by this embodiment is applied to a certain single-channel two-stage differential power amplifier as shown in FIG. 3.
  • the single-channel two-stage amplifier it includes an input end, an output end, an input matching network connected to the input end, an output matching network connected to the output end, and a power amplifier circuit, which includes a differential power The transistor 1, the differential power transistor 2 and the inter-stage matching network, wherein the output matching network adopts the output matching network for the differential power amplifier shown in FIG. 1 in this embodiment.
  • the structural connection relationship of the single-channel two-stage differential power amplifier is as follows: the input end of the input matching network is connected to the power signal source through the input end of the differential power amplifier, and the output end of the input matching network is connected to the input end of the first-stage differential power transistor 1 ,
  • the output terminal of the first-stage differential power transistor 1 is connected to the input terminal of the first-stage inter-stage matching network
  • the output terminal of the first-stage inter-stage matching network is connected to the input terminal of the second-stage differential power transistor 2
  • the second-stage differential power The output terminal of the transistor 2 is connected to the input terminal of the output matching network
  • the output terminal of the output matching network is connected to the load through the output terminal of the differential power amplifier.
  • the form of the input matching network and the inter-stage matching network can be a commonly used transmission line connection structure or a package structure, or the publication number is CN110277965A, the application date is March 15, 2018, and the publication date is September 24, 2019.
  • the output matching network includes two pairs of coupled transmission lines arranged in mirror symmetry, specifically:
  • the input ends of the two coupled transmission lines in the pair on the left are connected through the third matching capacitor C_K3; the input ends of the two coupled transmission lines in the pair on the right are connected through the fourth matching capacitor C_K4;
  • the input end of the left coupling transmission line is connected to the port INK1+, the input end of the right coupling transmission line of the left pair of coupling transmission lines is connected to the port INK1-, and the input end of the left coupling transmission line of the right pair of coupling transmission lines is connected to the port INK2+,
  • the input end of the right coupling transmission line in the pair of coupling transmission lines on the right is connected to the port INK2-;
  • the coupling ends of the two coupled transmission lines in the pair on the left are connected; the coupling ends of the two coupled transmission lines in the pair on the right are connected;
  • the through ends of the two coupled transmission lines in the left pair are connected through the second output microstrip transmission line TL_AK to connect to port AK; the through ends of the two coupled transmission lines in the right pair are connected through the third microstrip transmission line TL_BK Port BK;
  • the isolated end of the left coupled transmission line in the left pair of coupled transmission lines and the isolated end of the right coupled transmission line in the right pair of coupled transmission lines are connected by the third output matching capacitor C_K5; the isolated end of the left coupled transmission line in the left pair of coupled transmission lines is connected with The port OUTK+ is connected, and the isolated end of the right coupling transmission line in the pair of coupling transmission lines on the right is connected to the port OUTK-;
  • the isolated end of the right coupled transmission line in the pair of coupled transmission lines on the left is connected to the isolated end of the left coupled transmission line in the pair of coupled transmission lines on the right.
  • the output matching network provided by this other embodiment is applied to a certain two-way two-stage differential power amplifier as shown in FIG. 4.
  • the two-way two-stage amplifier it includes an input end, an output end, an input matching network connected to the input end, an output matching network connected to the output end, and two power amplifier circuits, each of which includes The differential power transistor 1, the differential power transistor 2 and the inter-stage matching network, wherein the output matching network adopts the output matching network for the differential power amplifier shown in FIG. 2 in this embodiment.
  • the circuit structure of each power amplifying circuit is the same as the circuit structure of the power amplifying circuit in the previous embodiment, and will not be repeated here.
  • the form of the input matching network and the inter-stage matching network can be a commonly used transmission line connection structure or a package structure, or the publication number is CN110277965A, the application date is March 15, 2018, and the publication date is September 24, 2019.
  • Each of the above-mentioned differential power transistors includes at least a pair of power transistors in a differential operation mode.
  • the power transistor adopts a field effect tube or a bipolar transistor.
  • Some differential power transistors also include a gain enhancement network.
  • the above gain enhancement network includes a cross-connected capacitive feedback network inserted at the differential input and output ends of a pair of differential transistors.
  • the above-mentioned differential power transistor and gain enhancement network can all be implemented by conventional technical means in the field or existing technology.
  • the output matching network provided by the foregoing embodiment is an impedance matching network that provides the output impedance required by the differential power transistor in the differential power amplifier in the ultra-wideband microwave and millimeter wave frequency range.
  • the odd-mode and even-mode characteristic impedances of the coupled transmission lines in the network are controlled, and the electrical length is less than a quarter of the wavelength, thereby achieving broadband impedance conversion.
  • the electrical parameters of the coupled transmission lines in the same matching network are equal and their electrical lengths are less than 90 degrees.
  • the matching capacitance is the parasitic capacitance of the transistor or MIM capacitance or MOM capacitance.
  • the microstrip transmission line is a DC bias network. That is: the electrical parameters of the coupled transmission lines in the same output matching network are equal and their electrical length is less than 90 degrees.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microwave Amplifiers (AREA)
  • Amplifiers (AREA)

Abstract

An output matching network for a differential power amplifier. The output matching network comprises M pairs of coupling transmission lines arranged in a mirror symmetry manner, and microstrip transmission lines and matching capacitors which are adapted to the pairs of coupling transmission lines arranged in a mirror symmetry manner, wherein M ≥ 1, and each pair of coupling transmission lines arranged in a mirror symmetry manner comprises a left coupling transmission line and a right coupling transmission line. According to the output matching network, a low-loss and miniaturized output impedance matching network is realized by using microstrip coupling transmission lines. When the network is applied to a differential power amplifier, an internal energy transfer mode of an electromagnetic coupling mode of the network can provide a good electrostatic protection function for an output end of a differential power transistor in the differential power amplifier, so as to enhance the anti-interference performance of the device; and the internal loss of the network can also be reduced, thereby improving the working efficiency of the amplifier.

Description

一种差分功率放大器用输出匹配网络An output matching network for differential power amplifier 技术领域Technical field
本实用新型涉及一种匹配网络，具体涉及一种功率放大器用输出匹配网络。The utility model relates to a matching network, in particular to an output matching network for a power amplifier.
背景技术Background technique
近些年，随着射频频谱和微波低频频谱资源的逐渐耗尽，微波和毫米波资源越来越受到军，民，商以及特种领域相关工作人员的重视。In recent years, with the gradual exhaustion of radio frequency spectrum and microwave low frequency spectrum resources, microwave and millimeter wave resources have received more and more attention from military, civilian, commercial and related personnel in special fields.
功率放大器是微波毫米波系统中的关键期间，其主要起到发大和提高系统输出功率的作用，高输出功率可以保证系统链路具有更强的抗干扰能力，更好的信号质量以及更远的系统工作半径，而基于半导体工艺的单片集成毫米波功率放大器具有高稳定，小型化，低成本，低功耗等显著特点，在通信，雷达以及特种传感应用等领域发挥着巨大的作用。The power amplifier is the key period in the microwave and millimeter wave system. It mainly plays a role in increasing the output power of the system. High output power can ensure that the system link has stronger anti-interference ability, better signal quality and farther The working radius of the system, and the monolithic integrated millimeter-wave power amplifier based on semiconductor technology has outstanding characteristics such as high stability, miniaturization, low cost, and low power consumption. It plays a huge role in the fields of communications, radar and special sensing applications.
随着应用需求的不断发展，现代微波和毫米波系统对功率放大器提出了更高的要求，包括：大输出功率，用以提高系统工作半径和链路的抗干扰性能；宽工作频带，用以满足高数据率传输所要求的射频带宽；高功率附加效率，用以满足系统的低功耗要求。With the continuous development of application requirements, modern microwave and millimeter wave systems have put forward higher requirements for power amplifiers, including: large output power to improve the system working radius and link anti-interference performance; wide working frequency bands to Meet the radio frequency bandwidth required for high data rate transmission; high power additional efficiency to meet the low power consumption requirements of the system.
这些同样对功率放大器中的关键部件输出匹配网络也提出了更高的要求。为了实现宽带性能传统做法为利用多个元件进行高阶匹配网络设计，而由此带来的负面后果一为放大器芯片尺寸的增大从而造成较高的制造成本，二为输出网络的内在损耗增加，从而降低了放大器输出功率以及其功率附加效率。如何提供一种宽带，低损耗和小型化的输出匹配网络形式，这一问题亟待解决。These also put forward higher requirements for the output matching network of key components in the power amplifier. In order to achieve broadband performance, the traditional approach is to use multiple components for high-order matching network design, and the negative consequences of this are the increase in the size of the amplifier chip, resulting in higher manufacturing costs, and the increase in the internal loss of the output network. , Thereby reducing the output power of the amplifier and its power-added efficiency. How to provide a broadband, low-loss and miniaturized output matching network form, this problem needs to be solved urgently.
发明内容Summary of the invention
发明目的：为了解决现有技术中的不足，本实用新型提供了一种差分功率放大器用输出匹配网络。The purpose of the invention: In order to solve the deficiencies in the prior art, the utility model provides an output matching network for a differential power amplifier.
技术方案：为解决上述技术问题，本实用新型提供的一种差分功率放大器用输出匹配网络，该输出匹配网络中包括M对镜像对称设置的耦合传输线，以及与各对镜像对称设置的耦合传输线适配的微带传输线和匹配电容，M≥1；Technical solution: In order to solve the above technical problems, the utility model provides an output matching network for a differential power amplifier. The output matching network includes M pairs of mirror-symmetrically arranged coupling transmission lines, and a pair of mirror-symmetrical coupling transmission lines suitable for each pair. Equipped with microstrip transmission line and matching capacitor, M≥1;
每一对镜像对称设置的耦合传输线包括左耦合传输线和右耦合传输线。Each pair of coupled transmission lines arranged in mirror symmetry includes a left coupled transmission line and a right coupled transmission line.
优选的，位于同一匹配网络中各耦合传输线的电气参数相等且其电长度小于90度。Preferably, the electrical parameters of the coupled transmission lines in the same matching network are equal and their electrical lengths are less than 90 degrees.
优选的，其中匹配电容为晶体管寄生电容或MIM电容或MOM电容。Preferably, the matching capacitance is a transistor parasitic capacitance or a MIM capacitance or a MOM capacitance.
优选的，其中微带传输线为直流偏置网络。Preferably, the microstrip transmission line is a DC bias network.
优选的，所述输出匹配网络为在超宽带微波毫米波频率范围内提供差分功率放大器中的差分功率晶体管所需要的输出阻抗的阻抗匹配网络。Preferably, the output matching network is an impedance matching network that provides the output impedance required by the differential power transistor in the differential power amplifier in the ultra-wideband microwave and millimeter wave frequency range.
进一步优选的，当M＝1时，所述输出匹配网络只包括1对镜像对称设置的耦合传输线：Further preferably, when M=1, the output matching network only includes a pair of coupled transmission lines arranged in mirror symmetry:
该对中的两个耦合传输线的隔离端通过第二输出匹配电容C_k2连接；该对中的左耦合传输线的隔离端与端口OUTk+连接，该对中的右耦合传输线的隔离端与端口OUTk-连 接；The isolated ends of the two coupled transmission lines in the pair are connected through the second output matching capacitor C_k2; the isolated end of the left coupled transmission line in the pair is connected to the port OUTk+, and the isolated end of the right coupled transmission line in the pair is connected to the port OUTk- ；
该对中的两个耦合传输线的直通端相连后通过第一输出微带传输线TL_Ak连接端口Ak；The through ends of the two coupled transmission lines in the pair are connected to the port Ak through the first output microstrip transmission line TL_Ak;
该对中的两个耦合传输线的耦合端相连；The coupling ends of the two coupled transmission lines in the pair are connected;
该对中的两个耦合传输线的输入端通过第一输出匹配电容C_k1连接；该对中的左耦合传输线的输入端与端口INk+连接，该对中的右耦合传输线的输入端与端口INk-连接。The input ends of the two coupled transmission lines in the pair are connected through the first output matching capacitor C_k1; the input end of the left coupled transmission line in the pair is connected to the port INk+, and the input end of the right coupled transmission line in the pair is connected to the port INk- .
进一步优选的，当M＝2时，所述输出匹配网络包括2对镜像对称设置的耦合传输线：Further preferably, when M=2, the output matching network includes two pairs of coupled transmission lines arranged in mirror symmetry:
左侧一对中的两个耦合传输线的输入端通过第三匹配电容C_K3连接；右侧一对中的两个耦合传输线的输入端通过第四匹配电容C_K4连接；左侧一对耦合传输线中的左耦合传输线的输入端与端口INK1+连接，左侧一对耦合传输线中的右耦合传输线的输入端与端口INK1-连接，右侧一对耦合传输线中的左耦合传输线的输入端与端口INK2+连接，右侧一对耦合传输线中的右耦合传输线的输入端与端口INK2-连接；The input ends of the two coupled transmission lines in the pair on the left are connected through the third matching capacitor C_K3; the input ends of the two coupled transmission lines in the pair on the right are connected through the fourth matching capacitor C_K4; The input end of the left coupling transmission line is connected to the port INK1+, the input end of the right coupling transmission line of the left pair of coupling transmission lines is connected to the port INK1-, and the input end of the left coupling transmission line of the right pair of coupling transmission lines is connected to the port INK2+, The input end of the right coupling transmission line in the pair of coupling transmission lines on the right is connected to the port INK2-;
左侧一对中的两个耦合传输线的耦合端相连；右侧一对中的两个耦合传输线的耦合端相连；The coupling ends of the two coupled transmission lines in the pair on the left are connected; the coupling ends of the two coupled transmission lines in the pair on the right are connected;
左侧一对中的两个耦合传输线的直通端相连后通过第二输出微带传输线TL_AK连接端口AK；右侧一对中的两个耦合传输线的直通端相连后通过第三微带传输线TL_BK连接端口BK；The through ends of the two coupled transmission lines in the left pair are connected through the second output microstrip transmission line TL_AK to connect to port AK; the through ends of the two coupled transmission lines in the right pair are connected through the third microstrip transmission line TL_BK Port BK;
左侧一对耦合传输线中左耦合传输线的隔离端和右侧一对耦合传输线中右耦合传输线的隔离端通过第三输出匹配电容C_K5连接；左侧一对耦合传输线中左耦合传输线的隔离端与端口OUTK+连接，右侧一对耦合传输线中右耦合传输线的隔离端与端口OUTK-连接；The isolated end of the left coupled transmission line in the left pair of coupled transmission lines and the isolated end of the right coupled transmission line in the right pair of coupled transmission lines are connected by the third output matching capacitor C_K5; the isolated end of the left coupled transmission line in the left pair of coupled transmission lines is connected with The port OUTK+ is connected, and the isolated end of the right coupling transmission line in the pair of coupling transmission lines on the right is connected to the port OUTK-;
左侧一对耦合传输线中右耦合传输线的隔离端和右侧一对耦合传输线中左耦合传输线的隔离端相连。The isolated end of the right coupled transmission line in the pair of coupled transmission lines on the left is connected to the isolated end of the left coupled transmission line in the pair of coupled transmission lines on the right.
有益效果：本实用新型提供的一种差分功率放大器用输出匹配网络，其内在的电磁耦合方式的能量传递方式能对差分功率放大器的输出端提供良好的静电保护功能，增强器件的抗干扰性能；本实用新型利用微带耦合传输线实现了宽带、低损耗和小型化的输出阻抗匹配网络，其输入阻抗值在超宽频带内追踪差分功率放大器中的差分功率晶体管的最佳负载值；本实用新型在实现宽带性能的基础上，能够降低网络内在损耗从而提升放大器工作效率，并且与传统结构相比有效降低芯片尺寸，节省制造成本。Beneficial effects: The utility model provides an output matching network for a differential power amplifier, and its inherent electromagnetic coupling energy transfer mode can provide a good electrostatic protection function for the output end of the differential power amplifier, and enhance the anti-interference performance of the device; The utility model uses a microstrip coupling transmission line to realize a broadband, low loss and miniaturized output impedance matching network, and its input impedance value tracks the optimal load value of the differential power transistor in the differential power amplifier in the ultra-wide frequency band; the utility model On the basis of achieving broadband performance, the inherent loss of the network can be reduced to improve the working efficiency of the amplifier, and compared with the traditional structure, the chip size can be effectively reduced and the manufacturing cost can be saved.
附图说明Description of the drawings
图1为其中一个实施例提供的差分功率放大器用输出匹配网络的电路结构原理图；FIG. 1 is a schematic diagram of the circuit structure of an output matching network for a differential power amplifier provided by one of the embodiments;
图2为其中另一个实施例提供的差分功率放大器用输出匹配网络的电路结构原理图；2 is a schematic diagram of the circuit structure of an output matching network for a differential power amplifier provided by another embodiment;
图3为其中一个实施例提供的输出匹配网络应用于某个单路两级的差分功率放大器的结构示意框图；FIG. 3 is a schematic block diagram of the output matching network provided by one of the embodiments applied to a single-channel two-stage differential power amplifier;
图4为其中另一个实施例提供的输出匹配网络应用于某个两路两级的差分功率放 大器的结构示意框图。Figure 4 is a schematic block diagram of the output matching network provided by another embodiment applied to a two-way two-stage differential power amplifier.
具体实施方式Detailed ways
下面结合实施例和附图对本实用新型做进一步的详细说明，以下实施列对本实用新型不构成限定。Hereinafter, the present utility model will be further described in detail with reference to the embodiments and drawings, and the following embodiments do not constitute a limitation on the present utility model.
本实用新型提供的一种差分功率放大器用输出匹配网络，其包括若干对镜像对称设置的耦合传输线，以及与之适配的微带传输线和匹配电容。也可以说是，该差分功率放大器用输出匹配网络中包括M对镜像对称设置的耦合传输线，以及与各对镜像对称设置的耦合传输线适配的微带传输线和匹配电容，M≥1。The utility model provides an output matching network for a differential power amplifier, which includes several pairs of coupling transmission lines arranged in mirror symmetry, and a microstrip transmission line and a matching capacitor adapted to the coupling transmission line. It can also be said that the output matching network for the differential power amplifier includes M pairs of coupled transmission lines arranged in mirror symmetry, and a microstrip transmission line and matching capacitance adapted to each pair of coupled transmission lines arranged in mirror symmetry, M≥1.
每一对镜像对称设置的耦合传输线包括左耦合传输线和右耦合传输线。Each pair of coupled transmission lines arranged in mirror symmetry includes a left coupled transmission line and a right coupled transmission line.
当M＝1时，其中一个实施例提供的差分功率放大器用输出匹配网络的电路结构原理图如图1所示，该输出匹配网络只包括1对镜像对称设置的耦合传输线，具体的：When M=1, the circuit structure schematic diagram of the output matching network for the differential power amplifier provided by one of the embodiments is shown in Fig. 1. The output matching network only includes a pair of coupled transmission lines arranged in mirror symmetry, specifically:
该对中的两个耦合传输线的隔离端通过第二输出匹配电容C_k2连接；该对中的左耦合传输线的隔离端与端口OUTk+连接，该对中的右耦合传输线的隔离端与端口OUTk-连接；The isolated ends of the two coupled transmission lines in the pair are connected through the second output matching capacitor C_k2; the isolated end of the left coupled transmission line in the pair is connected to the port OUTk+, and the isolated end of the right coupled transmission line in the pair is connected to the port OUTk- ；
该对中的两个耦合传输线的直通端相连后通过第一输出微带传输线TL_Ak连接端口Ak；The through ends of the two coupled transmission lines in the pair are connected to the port Ak through the first output microstrip transmission line TL_Ak;
该对中的两个耦合传输线的耦合端相连；The coupling ends of the two coupled transmission lines in the pair are connected;
该对中的两个耦合传输线的输入端通过第一输出匹配电容C_k1连接；该对中的左耦合传输线的输入端与端口INk+连接，该对中的右耦合传输线的输入端与端口INk-连接。The input ends of the two coupled transmission lines in the pair are connected through the first output matching capacitor C_k1; the input end of the left coupled transmission line in the pair is connected to the port INk+, and the input end of the right coupled transmission line in the pair is connected to the port INk- .
当M＝1时，该实施例提供的输出匹配网络应用于某个单路两级的差分功率放大器的结构示意框图如图3所示。具体在该单路两级放大器中：其包括输入端、输出端、与输入端连接的输入匹配网络、与输出端连接的输出匹配网络，和1路功率放大电路，该功率放大电路包括差分功率晶体管1、差分功率晶体管2和级间匹配网络，其中的输出匹配网络采用本实施例中如图1所示的差分功率放大器用输出匹配网络。该单路两级差分功率放大器的结构连接关系如下：输入匹配网络的输入端通过该差分功率放大器的输入端连接功率信号源，输入匹配网络的输出端连接第一级差分功率晶体管1的输入端，第一级差分功率晶体管1的输出端连接第一级级间匹配网络的输入端，第一级级间匹配网络的输出端连接第二级差分功率晶体管2的输入端，第二级差分功率晶体管2的输出端连接输出匹配网络的输入端，最后输出匹配网络的输出端通过该差分功率放大器的输出端连接负载。其中输入匹配网络和级间匹配网络的形式可以为常用的传输线连接结构或者封装结构，也可采用公开号为CN110277965A、申请日为2018年3月15日、公布日为2019年9月24日的中国专利申请文本中记载的输入匹配网络和级间匹配网络，以及其图1和图2记载的现有技术中匹配单元的结构。When M=1, the output matching network provided by this embodiment is applied to a certain single-channel two-stage differential power amplifier as shown in FIG. 3. Specifically in the single-channel two-stage amplifier: it includes an input end, an output end, an input matching network connected to the input end, an output matching network connected to the output end, and a power amplifier circuit, which includes a differential power The transistor 1, the differential power transistor 2 and the inter-stage matching network, wherein the output matching network adopts the output matching network for the differential power amplifier shown in FIG. 1 in this embodiment. The structural connection relationship of the single-channel two-stage differential power amplifier is as follows: the input end of the input matching network is connected to the power signal source through the input end of the differential power amplifier, and the output end of the input matching network is connected to the input end of the first-stage differential power transistor 1 , The output terminal of the first-stage differential power transistor 1 is connected to the input terminal of the first-stage inter-stage matching network, the output terminal of the first-stage inter-stage matching network is connected to the input terminal of the second-stage differential power transistor 2, and the second-stage differential power The output terminal of the transistor 2 is connected to the input terminal of the output matching network, and finally the output terminal of the output matching network is connected to the load through the output terminal of the differential power amplifier. The form of the input matching network and the inter-stage matching network can be a commonly used transmission line connection structure or a package structure, or the publication number is CN110277965A, the application date is March 15, 2018, and the publication date is September 24, 2019. The input matching network and the inter-stage matching network described in the Chinese patent application text, and the structure of the matching unit in the prior art described in Figs. 1 and 2 thereof.
当M＝2时，其中另一个实施例提供的差分功率放大器用输出匹配网络的电路结构原理图如图2所示，该输出匹配网络包括2对镜像对称设置的耦合传输线，具体的：When M=2, the circuit structure schematic diagram of the output matching network for the differential power amplifier provided by another embodiment is shown in Fig. 2. The output matching network includes two pairs of coupled transmission lines arranged in mirror symmetry, specifically:
左侧一对中的两个耦合传输线的输入端通过第三匹配电容C_K3连接；右侧一对中的两个耦合传输线的输入端通过第四匹配电容C_K4连接；左侧一对耦合传输线中的左耦合传输线的输入端与端口INK1+连接，左侧一对耦合传输线中的右耦合传输线的输入端与端 口INK1-连接，右侧一对耦合传输线中的左耦合传输线的输入端与端口INK2+连接，右侧一对耦合传输线中的右耦合传输线的输入端与端口INK2-连接；The input ends of the two coupled transmission lines in the pair on the left are connected through the third matching capacitor C_K3; the input ends of the two coupled transmission lines in the pair on the right are connected through the fourth matching capacitor C_K4; The input end of the left coupling transmission line is connected to the port INK1+, the input end of the right coupling transmission line of the left pair of coupling transmission lines is connected to the port INK1-, and the input end of the left coupling transmission line of the right pair of coupling transmission lines is connected to the port INK2+, The input end of the right coupling transmission line in the pair of coupling transmission lines on the right is connected to the port INK2-;
左侧一对中的两个耦合传输线的耦合端相连；右侧一对中的两个耦合传输线的耦合端相连；The coupling ends of the two coupled transmission lines in the pair on the left are connected; the coupling ends of the two coupled transmission lines in the pair on the right are connected;
左侧一对中的两个耦合传输线的直通端相连后通过第二输出微带传输线TL_AK连接端口AK；右侧一对中的两个耦合传输线的直通端相连后通过第三微带传输线TL_BK连接端口BK；The through ends of the two coupled transmission lines in the left pair are connected through the second output microstrip transmission line TL_AK to connect to port AK; the through ends of the two coupled transmission lines in the right pair are connected through the third microstrip transmission line TL_BK Port BK;
左侧一对耦合传输线中左耦合传输线的隔离端和右侧一对耦合传输线中右耦合传输线的隔离端通过第三输出匹配电容C_K5连接；左侧一对耦合传输线中左耦合传输线的隔离端与端口OUTK+连接，右侧一对耦合传输线中右耦合传输线的隔离端与端口OUTK-连接；The isolated end of the left coupled transmission line in the left pair of coupled transmission lines and the isolated end of the right coupled transmission line in the right pair of coupled transmission lines are connected by the third output matching capacitor C_K5; the isolated end of the left coupled transmission line in the left pair of coupled transmission lines is connected with The port OUTK+ is connected, and the isolated end of the right coupling transmission line in the pair of coupling transmission lines on the right is connected to the port OUTK-;
左侧一对耦合传输线中右耦合传输线的隔离端和右侧一对耦合传输线中左耦合传输线的隔离端相连。The isolated end of the right coupled transmission line in the pair of coupled transmission lines on the left is connected to the isolated end of the left coupled transmission line in the pair of coupled transmission lines on the right.
当M＝2时，该另一个实施例提供的输出匹配网络应用于某个两路两级的差分功率放大器的结构示意框图如图4所示。具体在该两路两级放大器中：其包括输入端、输出端、与输入端连接的输入匹配网络、与输出端连接的输出匹配网络，和2路功率放大电路，每一路功率放大电路均包括差分功率晶体管1、差分功率晶体管2和级间匹配网络，其中的输出匹配网络采用本实施例中如图2所示的差分功率放大器用输出匹配网络。该两路两级差分功率放大器的结构连接关系中，每一路功率放大电路的电路结构均与上一实施例中的功率放大电路的电路结构相同，此处不再赘述。其中输入匹配网络和级间匹配网络的形式可以为常用的传输线连接结构或者封装结构，也可采用公开号为CN110277965A、申请日为2018年3月15日、公布日为2019年9月24日的中国专利申请文本中记载的输入匹配网络和级间匹配网络，以及其图1和图2记载的现有技术中匹配单元的结构。When M=2, the output matching network provided by this other embodiment is applied to a certain two-way two-stage differential power amplifier as shown in FIG. 4. Specifically in the two-way two-stage amplifier: it includes an input end, an output end, an input matching network connected to the input end, an output matching network connected to the output end, and two power amplifier circuits, each of which includes The differential power transistor 1, the differential power transistor 2 and the inter-stage matching network, wherein the output matching network adopts the output matching network for the differential power amplifier shown in FIG. 2 in this embodiment. In the structural connection relationship of the two-channel two-stage differential power amplifier, the circuit structure of each power amplifying circuit is the same as the circuit structure of the power amplifying circuit in the previous embodiment, and will not be repeated here. The form of the input matching network and the inter-stage matching network can be a commonly used transmission line connection structure or a package structure, or the publication number is CN110277965A, the application date is March 15, 2018, and the publication date is September 24, 2019. The input matching network and the inter-stage matching network described in the Chinese patent application text, and the structure of the matching unit in the prior art described in Figs. 1 and 2 thereof.
上述各差分功率晶体管中至少包括一对处于差分工作模式的功率晶体管。其中功率晶体管采用场效应管或双极性晶体管。有的差分功率晶体管中还包括增益增强网络，例如在某些差分功率晶体管中，上述增益增强网络包括在一对差分晶体管的差分输入输出端插入的交叉互连的电容反馈网络。上述差分功率晶体管、增益增强网络均可采用本领域常规技术手段或现有技术来实现。Each of the above-mentioned differential power transistors includes at least a pair of power transistors in a differential operation mode. Among them, the power transistor adopts a field effect tube or a bipolar transistor. Some differential power transistors also include a gain enhancement network. For example, in some differential power transistors, the above gain enhancement network includes a cross-connected capacitive feedback network inserted at the differential input and output ends of a pair of differential transistors. The above-mentioned differential power transistor and gain enhancement network can all be implemented by conventional technical means in the field or existing technology.
上述实施例提供的输出匹配网络为在超宽带微波毫米波频率范围内提供差分功率放大器中的差分功率晶体管所需要的输出阻抗的阻抗匹配网络。在上述实施例提供的输出匹配网络中，通过控制网络中耦合传输线的奇模和偶模特性阻抗，并且令其电长度小于四分之一波长，从而实现宽频带的阻抗变换。The output matching network provided by the foregoing embodiment is an impedance matching network that provides the output impedance required by the differential power transistor in the differential power amplifier in the ultra-wideband microwave and millimeter wave frequency range. In the output matching network provided by the foregoing embodiment, the odd-mode and even-mode characteristic impedances of the coupled transmission lines in the network are controlled, and the electrical length is less than a quarter of the wavelength, thereby achieving broadband impedance conversion.
在上述实施例中，位于同一匹配网络中各耦合传输线的电气参数相等且其电长度小于90度。其中匹配电容为晶体管寄生电容或MIM电容或MOM电容。其中微带传输线为直流偏置网络。也即：位于同一输出匹配网络中各耦合传输线的电气参数相等且其电长度小于90度。In the foregoing embodiment, the electrical parameters of the coupled transmission lines in the same matching network are equal and their electrical lengths are less than 90 degrees. The matching capacitance is the parasitic capacitance of the transistor or MIM capacitance or MOM capacitance. The microstrip transmission line is a DC bias network. That is: the electrical parameters of the coupled transmission lines in the same output matching network are equal and their electrical length is less than 90 degrees.
以上仅是本实用新型的优选实施方式，应当指出以上实施列对本实用新型不构成限定，相关工作人员在不偏离本实用新型技术思想的范围内，所进行的多样变化和修改，均落在本实用新型的保护范围内。The above are only the preferred embodiments of the utility model. It should be pointed out that the above implementation list does not constitute a limitation on the utility model. The various changes and modifications made by the relevant staff within the scope of the technical idea of the utility model fall within the scope of this utility model. Within the scope of protection of utility models.

Claims (7)

  1. 一种差分功率放大器用输出匹配网络，其特征在于：所述输出匹配网络中包括M对镜像对称设置的耦合传输线，以及与各对镜像对称设置的耦合传输线适配的微带传输线和匹配电容，M≥1；An output matching network for a differential power amplifier, characterized in that: the output matching network includes M pairs of mirror-symmetrically arranged coupling transmission lines, and a microstrip transmission line and a matching capacitor adapted to each pair of mirror-symmetrically arranged coupling transmission lines, M≥1;
    每一对镜像对称设置的耦合传输线包括左耦合传输线和右耦合传输线。Each pair of coupled transmission lines arranged in mirror symmetry includes a left coupled transmission line and a right coupled transmission line.
  2. 根据权利要求1所述的差分功率放大器用输出匹配网络，其特征在于：位于同一匹配网络中各耦合传输线的电气参数相等且其电长度小于90度。The output matching network for a differential power amplifier according to claim 1, wherein the electrical parameters of the coupled transmission lines in the same matching network are equal and their electrical lengths are less than 90 degrees.
  3. 根据权利要求1所述的差分功率放大器用输出匹配网络，其特征在于：其中匹配电容为晶体管寄生电容或MIM电容或MOM电容。The output matching network for a differential power amplifier according to claim 1, wherein the matching capacitor is a transistor parasitic capacitor or a MIM capacitor or a MOM capacitor.
  4. 根据权利要求1所述的差分功率放大器用输出匹配网络，其特征在于：其中微带传输线为直流偏置网络。The output matching network for a differential power amplifier according to claim 1, wherein the microstrip transmission line is a DC bias network.
  5. 根据权利要求1所述的差分功率放大器用输出匹配网络，其特征在于：所述输出匹配网络为在超宽带微波毫米波频率范围内提供差分功率放大器中的差分功率晶体管所需要的输出阻抗的阻抗匹配网络。The output matching network for a differential power amplifier according to claim 1, wherein the output matching network is an impedance that provides the output impedance required by the differential power transistor in the differential power amplifier in the ultra-wideband microwave and millimeter wave frequency range Matching network.
  6. 根据权利要求1所述的差分功率放大器用输出匹配网络，其特征在于：当M＝1时，所述输出匹配网络只包括1对镜像对称设置的耦合传输线：The output matching network for a differential power amplifier according to claim 1, wherein when M=1, the output matching network only includes a pair of coupled transmission lines arranged in mirror symmetry:
    该对中的两个耦合传输线的隔离端通过第二输出匹配电容C_k2连接；该对中的左耦合传输线的隔离端与端口OUTk+连接，该对中的右耦合传输线的隔离端与端口OUTk-连接；The isolated ends of the two coupled transmission lines in the pair are connected through the second output matching capacitor C_k2; the isolated end of the left coupled transmission line in the pair is connected to the port OUTk+, and the isolated end of the right coupled transmission line in the pair is connected to the port OUTk- ；
    该对中的两个耦合传输线的直通端相连后通过第一输出微带传输线TL_Ak连接端口Ak；The through ends of the two coupled transmission lines in the pair are connected to the port Ak through the first output microstrip transmission line TL_Ak;
    该对中的两个耦合传输线的耦合端相连；The coupling ends of the two coupled transmission lines in the pair are connected;
    该对中的两个耦合传输线的输入端通过第一输出匹配电容C_k1连接；该对中的左耦合传输线的输入端与端口INk+连接，该对中的右耦合传输线的输入端与端口INk-连接。The input ends of the two coupled transmission lines in the pair are connected through the first output matching capacitor C_k1; the input end of the left coupled transmission line in the pair is connected to the port INk+, and the input end of the right coupled transmission line in the pair is connected to the port INk- .
  7. 根据权利要求1所述的差分功率放大器用输出匹配网络，其特征在于：当M＝2时，所述输出匹配网络包括2对镜像对称设置的耦合传输线：The output matching network for a differential power amplifier according to claim 1, wherein when M=2, the output matching network includes two pairs of coupled transmission lines arranged in mirror symmetry:
    左侧一对中的两个耦合传输线的输入端通过第三匹配电容C_K3连接；右侧一对中的两个耦合传输线的输入端通过第四匹配电容C_K4连接；左侧一对耦合传输线中的左耦合传输线的输入端与端口INK1+连接，左侧一对耦合传输线中的右耦合传输线的输入端与端口INK1-连接，右侧一对耦合传输线中的左耦合传输线的输入端与端口INK2+连接，右侧一对耦合传输线中的右耦合传输线的输入端与端口INK2-连接；The input ends of the two coupled transmission lines in the pair on the left are connected through the third matching capacitor C_K3; the input ends of the two coupled transmission lines in the pair on the right are connected through the fourth matching capacitor C_K4; The input end of the left coupling transmission line is connected to the port INK1+, the input end of the right coupling transmission line of the left pair of coupling transmission lines is connected to the port INK1-, and the input end of the left coupling transmission line of the right pair of coupling transmission lines is connected to the port INK2+, The input end of the right coupling transmission line in the pair of coupling transmission lines on the right is connected to the port INK2-;
    左侧一对中的两个耦合传输线的耦合端相连；右侧一对中的两个耦合传输线的耦合端相连；The coupling ends of the two coupled transmission lines in the pair on the left are connected; the coupling ends of the two coupled transmission lines in the pair on the right are connected;
    左侧一对中的两个耦合传输线的直通端相连后通过第二输出微带传输线TL_AK连接端口AK；右侧一对中的两个耦合传输线的直通端相连后通过第三微带传输线TL_BK连接端口BK；The through ends of the two coupled transmission lines in the left pair are connected through the second output microstrip transmission line TL_AK to connect to port AK; the through ends of the two coupled transmission lines in the right pair are connected through the third microstrip transmission line TL_BK Port BK;
    左侧一对耦合传输线中左耦合传输线的隔离端和右侧一对耦合传输线中右耦合传输线的隔离端通过第三输出匹配电容C_K5连接；左侧一对耦合传输线中左耦合传输线的隔离端与端口OUTK+连接，右侧一对耦合传输线中右耦合传输线的隔离端与端口OUTK-连接；The isolated end of the left coupled transmission line in the left pair of coupled transmission lines and the isolated end of the right coupled transmission line in the right pair of coupled transmission lines are connected by the third output matching capacitor C_K5; the isolated end of the left coupled transmission line in the left pair of coupled transmission lines is connected with The port OUTK+ is connected, and the isolated end of the right coupling transmission line in the pair of coupling transmission lines on the right is connected to the port OUTK-;
    左侧一对耦合传输线中右耦合传输线的隔离端和右侧一对耦合传输线中左耦合传输线的隔离端相连。The isolated end of the right coupled transmission line in the pair of coupled transmission lines on the left is connected to the isolated end of the left coupled transmission line in the pair of coupled transmission lines on the right.
PCT/CN2020/116261 2019-12-31 2020-09-18 Output matching network for differential power amplifier WO2021135407A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201922460595.XU CN210839483U (en) 2019-12-31 2019-12-31 Output matching network for differential power amplifier
CN201922460595.X 2019-12-31

Publications (1)

Publication Number Publication Date
WO2021135407A1 true WO2021135407A1 (en) 2021-07-08

Family

ID=71262907

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/116261 WO2021135407A1 (en) 2019-12-31 2020-09-18 Output matching network for differential power amplifier

Country Status (2)

Country Link
CN (1) CN210839483U (en)
WO (1) WO2021135407A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN210839483U (en) * 2019-12-31 2020-06-23 南京米乐为微电子科技有限公司 Output matching network for differential power amplifier

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110115558A1 (en) * 2009-11-18 2011-05-19 Jongsik Lim Dual band high frequency amplifier using composite right/left handed transmission line
CN105227148A (en) * 2015-09-28 2016-01-06 香港城市大学深圳研究院 For the broadband matching network of power amplifier and construction method and power amplifier
CN108768305A (en) * 2018-04-23 2018-11-06 杭州电子科技大学 A kind of broadband Doherty power amplifier and design method
CN110995180A (en) * 2019-12-31 2020-04-10 南京米乐为微电子科技有限公司 Ultra-wideband microwave millimeter wave differential power amplifier
CN210839483U (en) * 2019-12-31 2020-06-23 南京米乐为微电子科技有限公司 Output matching network for differential power amplifier

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110115558A1 (en) * 2009-11-18 2011-05-19 Jongsik Lim Dual band high frequency amplifier using composite right/left handed transmission line
CN105227148A (en) * 2015-09-28 2016-01-06 香港城市大学深圳研究院 For the broadband matching network of power amplifier and construction method and power amplifier
CN108768305A (en) * 2018-04-23 2018-11-06 杭州电子科技大学 A kind of broadband Doherty power amplifier and design method
CN110995180A (en) * 2019-12-31 2020-04-10 南京米乐为微电子科技有限公司 Ultra-wideband microwave millimeter wave differential power amplifier
CN210839483U (en) * 2019-12-31 2020-06-23 南京米乐为微电子科技有限公司 Output matching network for differential power amplifier

Also Published As

Publication number Publication date
CN210839483U (en) 2020-06-23

Similar Documents

Publication Publication Date Title
WO2021135408A1 (en) Ultra-wideband microwave and millimeter wave differential power amplifier
CN107332517B (en) High-linearity broadband stacked low-noise amplifier based on gain compensation technology
CN105811895A (en) Optimized high-efficiency K-waveband MMIC power amplifier based on harmonic terminal
CN109167575A (en) A kind of power amplifier of wide band high-gain flatness
WO2023138602A1 (en) High-bandwidth load-modulation power amplifier and corresponding radio frequency front-end module
CN112910417B (en) Broadband high-efficiency microwave power amplifier
CN112019168A (en) Power amplifier based on slow wave microstrip line matching network
CN211046870U (en) High-power two-dimensional traveling wave CMOS power amplifier
WO2023040201A1 (en) Radio-frequency power amplifier based on transformer matching network
WO2023226581A1 (en) Class-j distributed power amplifier based on harmonic regulation and control, and optimization method for class-j distributed power amplifier
CN103595357A (en) 0.1-1.2GHz CMOS (complementary metal oxide semiconductor) ultra-wideband radiofrequency power amplifier
CN114499419B (en) Transistor combiner structure amplifier
CN112865725A (en) Ultra-wideband high-power high-efficiency monolithic integrated power amplifier circuit structure
WO2021135407A1 (en) Output matching network for differential power amplifier
CN210839488U (en) Ultra-wideband microwave millimeter wave differential power amplifier
CN111884615B (en) High-order broadband input impedance matching network and application thereof
CN110233599A (en) E-Band microwave F power-like amplifier based on CMOS
CN112838840B (en) Broadband equal-power distribution/synthesis circuit topology with broadband deep isolation
CN212649417U (en) Microwave monolithic integration ultra-wideband power amplifier
CN103178794A (en) Single chip power amplifier
CN211578938U (en) Ultra-wideband high-power directional coupler
WO2023065843A1 (en) Transformer matching-based three-power synthesis radio frequency power amplifier
CN116108794B (en) Broadband matching method suitable for radio frequency microwave power amplifier chip
WO2023082932A1 (en) Low-noise amplifier, related device and chip
CN115412037A (en) Parallel negative feedback ultra-wideband low-noise amplifier based on cross-junction type microstrip matching

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20908912

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20908912

Country of ref document: EP

Kind code of ref document: A1