WO2021088833A1 - Auxiliary device for testing chip-on-board - Google Patents

Auxiliary device for testing chip-on-board Download PDF

Info

Publication number
WO2021088833A1
WO2021088833A1 PCT/CN2020/126287 CN2020126287W WO2021088833A1 WO 2021088833 A1 WO2021088833 A1 WO 2021088833A1 CN 2020126287 W CN2020126287 W CN 2020126287W WO 2021088833 A1 WO2021088833 A1 WO 2021088833A1
Authority
WO
WIPO (PCT)
Prior art keywords
chip
board
wiring board
metal contacts
auxiliary device
Prior art date
Application number
PCT/CN2020/126287
Other languages
French (fr)
Chinese (zh)
Inventor
苏永东
Original Assignee
新嘉数码电子(深圳)有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 新嘉数码电子(深圳)有限公司 filed Critical 新嘉数码电子(深圳)有限公司
Publication of WO2021088833A1 publication Critical patent/WO2021088833A1/en

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2886Features relating to contacting the IC under test, e.g. probe heads; chucks
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/04Housings; Supporting members; Arrangements of terminals
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/04Housings; Supporting members; Arrangements of terminals
    • G01R1/0408Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
    • G01R1/0433Sockets for IC's or transistors
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer

Definitions

  • the utility model relates to chip testing equipment, in particular to an auxiliary device for on-board chip testing.
  • the existing test method generally uses the chip to be tested.
  • this method is not only easy to damage the chip, but also because the chip is difficult to reset on the board, the chip or the circuit board is scrapped, and the safety and reliability are poor.
  • the chip can be tested on-board through some jigs.
  • Most of the chips are of SMD type, and their pins are not only small, but also attached to the circuit board, so it is difficult to reliably connect the probes of the fixture to the chip pins, and it is difficult to meet the testing needs of users.
  • the technical problem to be solved by the utility model is to provide a board that does not need to change the original connection state of the chip and the circuit board, can avoid damaging the chip or the circuit board, and can be reliably connected to the pins of the on-board chip in view of the shortcomings of the prior art.
  • Chip-on-chip test auxiliary device Chip-on-chip test auxiliary device.
  • the present utility model adopts the following technical solutions.
  • An auxiliary device for testing an on-board chip which includes a chip fixture and an external wiring board.
  • the chip fixture is provided with a limit fixing port that can cover the top of the onboard chip, and the inner side of the limit fixing port
  • the wall is penetrated with a plurality of metal contacts, the metal contacts correspond to the pins of the onboard chip one-to-one, the first end of the outer wiring board is located in the chip fixture, and a plurality of metal The contacts are respectively electrically connected to the first end of the outer wiring board, the second end of the outer wiring board extends to the outside of the chip fixture, and the second end of the outer wiring board is electrically connected
  • a multi-pin connector is sexually connected.
  • a plurality of metal contacts are respectively abutted on the pins of the on-board chip, by The metal contacts, the external wiring board and the multi-pin connector electrically connect the pins of the on-board chip to the external test equipment in a one-to-one correspondence.
  • the chip fixture is provided with an inner wiring board, a plurality of metal contacts are fixed on the inner wiring board, and the outer wiring board and the inner wiring board are integrally formed.
  • a plurality of metal contacts are sequentially distributed along the edge of the inner wiring board.
  • the inner side wall of the limit fixing port is provided with a plurality of slots, the slots are aligned with the metal contacts one by one, the metal contacts pass through the slots, and the metal contacts The point can move in the slot.
  • the end of the metal contact is formed with a hook that is bent toward the inner side of the limit fixing opening.
  • an inclined surface is formed on the outer side of the hook, and the hook is wedge-shaped by the inclined surface.
  • a cover plate is fixed on the side of the chip fixture that faces away from the limit fixing port.
  • the inner wiring board is sandwiched between the chip fixture and the cover plate.
  • a plurality of metal contacts are separately provided on the left and right sides of the inner wiring board or distributed in a square or rectangular shape along the circumference of the inner wiring board.
  • the clamping mask of the chip fixture is first set on the top of the on-board chip, and then pressure is applied to the chip fixture to make a plurality of metal contacts Abut against the multiple pins of the on-board chip, and after the metal contacts and the pins are in close contact, the multi-pin connector is electrically connected to the external test equipment, and the metal contacts and the pins are electrically connected to the external test equipment.
  • the coordination of the flat cable and the multi-pin connector realizes the point-to-point electrical connection between the on-board chip and the external test equipment, and finally the external test equipment is used to perform a read and write test on the on-board chip.
  • the present invention does not need to change the original connection state of the chip and the circuit board, not only can avoid damage to the chip or the circuit board, but also can be reliably connected with the pins of the on-board chip, and has a plug and play function. , Simple and reliable, etc., which satisfies the needs of chip testing well.
  • Figure 1 is a perspective view of the utility model on-board chip test auxiliary device
  • Figure 2 is an enlarged view of part A in Figure 1;
  • Figure 3 is an exploded view 1 of the utility model on-board chip test auxiliary device
  • Figure 4 is an enlarged view of part B in Figure 3;
  • Figure 5 is the second exploded view of the utility model on-board chip test auxiliary device
  • Figure 6 is a cross-sectional view of the utility model on-board chip test auxiliary device.
  • the utility model discloses an auxiliary device for on-board chip testing.
  • the on-board chip is located on a target board that needs to be tested. As shown in FIG. 1 to FIG. 6, it includes a chip fixture 1 and an external wiring board 4.
  • the chip fixture 1 is provided with a limit fixing port 2 that can cover the top of the onboard chip 100, and the inner side wall of the limit fixing port 2 is provided with a plurality of metal contacts 3, and the metal contacts 3
  • the first end of the outer wiring board 4 is located in the chip fixture 1, and a plurality of metal contacts 3 are electrically connected to the outer
  • the first end of the wiring board 4, the second end of the outer wiring board 4 extends outside the chip fixture 1, and the second end of the outer wiring board 4 is electrically connected with a multi-pin plug Connector 5, when the limit fixing port 2 of the chip fixture 1 is covered on the top of the onboard chip 100, a plurality of metal contacts 3 respectively abut against the plurality of pins 101 of the on
  • the limit fixing port 2 of the chip fixture 1 is first covered on the top of the on-board chip 100, and then pressure is applied to the chip fixture 1, so that a plurality of metal contacts 3 are respectively pressed against Are connected to the multiple pins 101 of the onboard chip 100.
  • the multi-pin connector 5 is electrically connected to an external test device, and the metal contacts Point 3.
  • the external wiring board 4 and the multi-pin connector 5 cooperate to realize the electrical connection between the onboard chip 100 and the external test equipment, and finally the onboard chip 100 is tested by the external test equipment.
  • the present invention does not need to change the original connection state of the chip and the circuit board, not only can avoid damage to the chip or the circuit board, but also can be reliably connected with the pins of the on-board chip, and has a plug and play function. , Simple and reliable, etc., which satisfies the needs of chip testing well.
  • the chip fixture 1 is provided with an inner wiring board 6, and a plurality of metal The contact 3 is fixed on the inner wiring board 6, and the outer wiring board 4 and the inner wiring board 6 are integrally formed.
  • a plurality of metal contacts 3 are sequentially distributed along the edge of the inner wiring board 6.
  • a plurality of metal contacts 3 are separately provided on the left and right sides of the inner wiring board 6 or distributed in a square or rectangular shape along the circumference of the inner wiring board 6.
  • the inner side wall of the limit fixing opening 2 is provided with a plurality of slots 20, the slots 20 are aligned with the metal contacts 3 one by one, and the metal contacts 3 pass through the slots.
  • a hole 20, and the metal contact 3 can move in the slot 20.
  • the above-mentioned slot 20 is not only used to pass through the metal contact 3, but can also provide an elastic movable space for the metal contact 3, so that the metal contact 3 and the pin 101 are more reliably contacted.
  • the end of the metal contact 3 is formed with a hook 30 bent toward the inner side of the limit fixing opening 2.
  • an inclined surface 31 is formed on the outer side of the hook 30, and the hook 30 is wedge-shaped by the inclined surface 31.
  • the above-mentioned wedge-shaped hook 30 helps to slide the metal contact 3 to the outside of the pin 101, thereby playing a guiding role during clamping.
  • a cover plate 7 is fixed on the side of the chip fixture 1 facing away from the limit fixing opening 2.
  • the inner wiring board 6 is sandwiched between the chip fixture 1 and the cover plate 7.
  • the present invention also relates to an auxiliary method for on-board chip testing.
  • the method is implemented based on a device that includes a chip fixture 1 and the outer wiring board 4, the chip fixture 1 is provided with a limit fixing port 2, and the inner side wall of the limit fixing port 2 is provided with a plurality of metal contacts 3, and the outer wiring board 4
  • the first end is located in the chip fixture 1, and a plurality of metal contacts 3 are respectively electrically connected to the first end of the outer wiring board 4, and the second end of the outer wiring board 4 faces the
  • the chip fixture 1 extends outside, and the second end of the outer wiring board 4 is electrically connected to a multi-pin connector 5.
  • the method includes the following steps:
  • Step S1 covering the limit fixing port 2 of the chip fixture 1 on the top of the onboard chip 100;
  • Step S2 applying pressure to the chip fixture 1 so that a plurality of metal contacts 3 respectively abut against a plurality of pins 101 of the on-board chip 100;
  • Step S3 electrically connecting the multi-pin connector 5 to an external test device
  • step S4 the on-board chip 100 is tested using an external test device.
  • the end of the metal contact 3 is formed with a hook 30 bent toward the inner side of the limit fixing opening 2.
  • the hook 30 at the end of the metal contact 3 It is pressed tightly to the outside of the pin 101 of the on-board chip 100.
  • the clamping mask of the chip fixture is first set on the top of the on-board chip, and then pressure is applied to the chip fixture to make a plurality of metal contacts Abut against the multiple pins of the on-board chip, and after the metal contacts and the pins are in close contact, the multi-pin connector is electrically connected to the external test equipment, and the metal contacts and the pins are electrically connected to the external test equipment.
  • the coordination of the flat cable and the multi-pin connector realizes the point-to-point electrical connection between the on-board chip and the external test equipment, and finally the external test equipment is used to perform a read and write test on the on-board chip.
  • the present invention does not need to change the original connection state of the chip and the circuit board, not only can avoid damage to the chip or the circuit board, but also can be reliably connected with the pins of the on-board chip, and has a plug and play function. , Simple and reliable, etc., which satisfies the needs of chip testing well.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)

Abstract

An auxiliary device for testing a chip-on-board (100). The auxiliary device comprises a chip jig (1) and an outer wiring board (4). A limiting fixing opening (2) capable of covering the top of the chip-on-board (100) is provided on the chip jig (1), and a plurality of metal contacts (3) are arranged on an inner side wall of the limiting fixing opening (2) in a penetrating manner and are in one-to-one correspondence to pins (101) of the chip-on-board (100). A first end of the outer wiring board (4) is located inside the chip jig (1), the plurality of metal contacts (3) are each electrically connected to the first end of the outer wiring board (4), and a second end of the outer wiring board (4) extends out of the chip jig (1) and is electrically connected with a multi-pin plug connector (5). When the limiting fixing opening (2) of the chip jig (1) covers the top of the chip-on-board (100), the plurality of metal contacts (3) abut against the plurality of pins of the chip-on-board (100) respectively to electrically connect the chip-on-board (100) to an external test apparatus by means of the metal contacts (3), the outer wiring board (4) and the multi-pin plug connector (5). The original connection state between the chip and a circuit board does not need to be changed, and thus the chip can be prevented from being damaged and the reliable connection to the pins (101) of the chip-on-board (100) is achieved.

Description

一种板载芯片测试辅助装置Auxiliary device for on-board chip test 技术领域Technical field
本实用新型涉及芯片测试器材,尤其涉及一种板载芯片测试辅助装置。The utility model relates to chip testing equipment, in particular to an auxiliary device for on-board chip testing.
背景技术Background technique
现有技术中,例如计算机、手机、游戏机等电子设备,当需要检测或者维修时,通常需要对这些电子设备电路板中的芯片进行读写测试,而现有的测试方法一般是将芯片取下,但是这种方式不仅容易损伤芯片,还会因为芯片难以复位于板上,导致芯片或者线路板报废,安全可靠性差,此外,还可通过一些治具对芯片进行板载测试,但是由于目前的芯片大多是贴片式,其引脚不仅狭小,而且贴附于电路板上,所以很难将治具的探针与芯片引脚可靠连接,难以满足用户的测试需求。In the prior art, when electronic devices such as computers, mobile phones, and game consoles need to be tested or repaired, it is usually necessary to perform read and write tests on the chips in the circuit boards of these electronic devices. However, the existing test method generally uses the chip to be tested. However, this method is not only easy to damage the chip, but also because the chip is difficult to reset on the board, the chip or the circuit board is scrapped, and the safety and reliability are poor. In addition, the chip can be tested on-board through some jigs. Most of the chips are of SMD type, and their pins are not only small, but also attached to the circuit board, so it is difficult to reliably connect the probes of the fixture to the chip pins, and it is difficult to meet the testing needs of users.
实用新型内容Utility model content
本实用新型要解决的技术问题在于,针对现有技术的不足,提供一种无需改变芯片与电路板的原始连接状态,可避免损伤芯片或者电路板,能够与板载芯片引脚可靠连接的板载芯片测试辅助装置。The technical problem to be solved by the utility model is to provide a board that does not need to change the original connection state of the chip and the circuit board, can avoid damaging the chip or the circuit board, and can be reliably connected to the pins of the on-board chip in view of the shortcomings of the prior art. Chip-on-chip test auxiliary device.
为解决上述技术问题,本实用新型采用如下技术方案。In order to solve the above technical problems, the present utility model adopts the following technical solutions.
一种板载芯片测试辅助装置,其包括有芯片治具和外走线板,所述芯片治具上开设有可罩于板载芯片顶部的限位固定口,所述限位固定口的内侧壁穿设有多个金属触点,所述金属触点与所述板载芯片的引脚一一对应,所述外走线板的第一端位于所述芯片治具内,且多个金属触点分别电性连接于所述外走线板的第一端,所述外走线板的第二端向所述芯片治具之外延伸,且所述外走线板的第二端电性连接有多针插接件,当所述芯片治具的限位固定口罩设于板载芯片的顶部时,多个金属触点分别抵接于所述板载芯片的多个 引脚,借由所述金属触点、所述外走线板和多针插接件将所述板载芯片的引脚一一对应地电性连接于外部测试设备。An auxiliary device for testing an on-board chip, which includes a chip fixture and an external wiring board. The chip fixture is provided with a limit fixing port that can cover the top of the onboard chip, and the inner side of the limit fixing port The wall is penetrated with a plurality of metal contacts, the metal contacts correspond to the pins of the onboard chip one-to-one, the first end of the outer wiring board is located in the chip fixture, and a plurality of metal The contacts are respectively electrically connected to the first end of the outer wiring board, the second end of the outer wiring board extends to the outside of the chip fixture, and the second end of the outer wiring board is electrically connected A multi-pin connector is sexually connected. When the limit fixing mask of the chip fixture is set on the top of the on-board chip, a plurality of metal contacts are respectively abutted on the pins of the on-board chip, by The metal contacts, the external wiring board and the multi-pin connector electrically connect the pins of the on-board chip to the external test equipment in a one-to-one correspondence.
优选地,所述芯片治具内设有内走线板,多个金属触点固定于所述内走线板上,且所述外走线板与所述内走线板一体成型。Preferably, the chip fixture is provided with an inner wiring board, a plurality of metal contacts are fixed on the inner wiring board, and the outer wiring board and the inner wiring board are integrally formed.
优选地,多个金属触点沿所述内走线板的边缘依次分布。Preferably, a plurality of metal contacts are sequentially distributed along the edge of the inner wiring board.
优选地,所述限位固定口的内侧壁开设有多个槽孔,所述槽孔与所述金属触点一一对齐,所述金属触点穿过所述槽孔,且所述金属触点能够在所述槽孔内活动。Preferably, the inner side wall of the limit fixing port is provided with a plurality of slots, the slots are aligned with the metal contacts one by one, the metal contacts pass through the slots, and the metal contacts The point can move in the slot.
优选地,所述金属触点的端部形成有向所述限位固定口内侧弯折的勾扣。Preferably, the end of the metal contact is formed with a hook that is bent toward the inner side of the limit fixing opening.
优选地,所述勾扣的外侧形成有斜面,借由该斜面令所述勾扣呈楔形。Preferably, an inclined surface is formed on the outer side of the hook, and the hook is wedge-shaped by the inclined surface.
优选地,所述芯片治具背向所述限位固定口的一侧固定有盖板。Preferably, a cover plate is fixed on the side of the chip fixture that faces away from the limit fixing port.
优选地,所述内走线板夹设于所述芯片治具与所述盖板之间。Preferably, the inner wiring board is sandwiched between the chip fixture and the cover plate.
优选地,多个金属触点分设于所述内走线板的左右两侧或者沿所述内走线板的四周呈正方形或者长方形分布。Preferably, a plurality of metal contacts are separately provided on the left and right sides of the inner wiring board or distributed in a square or rectangular shape along the circumference of the inner wiring board.
本实用新型公开的板载芯片测试辅助装置,在测试时,先将所述芯片治具的夹口罩设于板载芯片的顶部,然后对所述芯片治具施加压力,使得多个金属触点分别抵接于所述板载芯片的多个引脚,待金属触点与引脚紧密接触后,将所述多针插接件电性连接于外部测试设备,在所述金属触点、所述排线和多针插接件的配合下实现板载芯片与外部测试设备的点对点电性连接,最后利用外部测试设备对所述板载芯片进行读写测试。相比现有技术而言,本实用新型无需改变芯片与电路板的原始连接状态,不仅能避免对芯片或者电路板造成损伤,还能够与板载芯片的引脚可靠连接,具有一插即用、简单可靠等特点,较好地满足了芯片测试需求。In the on-board chip test auxiliary device disclosed by the utility model, during testing, the clamping mask of the chip fixture is first set on the top of the on-board chip, and then pressure is applied to the chip fixture to make a plurality of metal contacts Abut against the multiple pins of the on-board chip, and after the metal contacts and the pins are in close contact, the multi-pin connector is electrically connected to the external test equipment, and the metal contacts and the pins are electrically connected to the external test equipment. The coordination of the flat cable and the multi-pin connector realizes the point-to-point electrical connection between the on-board chip and the external test equipment, and finally the external test equipment is used to perform a read and write test on the on-board chip. Compared with the prior art, the present invention does not need to change the original connection state of the chip and the circuit board, not only can avoid damage to the chip or the circuit board, but also can be reliably connected with the pins of the on-board chip, and has a plug and play function. , Simple and reliable, etc., which satisfies the needs of chip testing well.
附图说明Description of the drawings
图1为本实用新型板载芯片测试辅助装置的立体图;Figure 1 is a perspective view of the utility model on-board chip test auxiliary device;
图2为图1中A部分的放大图;Figure 2 is an enlarged view of part A in Figure 1;
图3为本实用新型板载芯片测试辅助装置的分解图一;Figure 3 is an exploded view 1 of the utility model on-board chip test auxiliary device;
图4为图3中B部分的放大图;Figure 4 is an enlarged view of part B in Figure 3;
图5为本实用新型板载芯片测试辅助装置的分解图二;Figure 5 is the second exploded view of the utility model on-board chip test auxiliary device;
图6为本实用新型板载芯片测试辅助装置的剖视图。Figure 6 is a cross-sectional view of the utility model on-board chip test auxiliary device.
具体实施方式Detailed ways
下面结合附图和实施例对本实用新型作更加详细的描述。The following describes the utility model in more detail with reference to the drawings and embodiments.
本实用新型公开了一种板载芯片测试辅助装置,该板载芯片位于需要进行测试的目标板上,结合图1至图6所示,其包括有芯片治具1和外走线板4,所述芯片治具1上开设有可罩于板载芯片100顶部的限位固定口2,所述限位固定口2的内侧壁穿设有多个金属触点3,所述金属触点3与所述板载芯片100的引脚101一一对应,所述外走线板4的第一端位于所述芯片治具1内,且多个金属触点3分别电性连接于所述外走线板4的第一端,所述外走线板4的第二端向所述芯片治具1之外延伸,且所述外走线板4的第二端电性连接有多针插接件5,当所述芯片治具1的限位固定口2罩设于板载芯片100的顶部时,多个金属触点3分别抵接于所述板载芯片100的多个引脚101,借由所述金属触点3、所述外走线板4和多针插接件5将所述板载芯片100的引脚一一对应地电性连接于外部测试设备。The utility model discloses an auxiliary device for on-board chip testing. The on-board chip is located on a target board that needs to be tested. As shown in FIG. 1 to FIG. 6, it includes a chip fixture 1 and an external wiring board 4. The chip fixture 1 is provided with a limit fixing port 2 that can cover the top of the onboard chip 100, and the inner side wall of the limit fixing port 2 is provided with a plurality of metal contacts 3, and the metal contacts 3 In one-to-one correspondence with the pins 101 of the on-board chip 100, the first end of the outer wiring board 4 is located in the chip fixture 1, and a plurality of metal contacts 3 are electrically connected to the outer The first end of the wiring board 4, the second end of the outer wiring board 4 extends outside the chip fixture 1, and the second end of the outer wiring board 4 is electrically connected with a multi-pin plug Connector 5, when the limit fixing port 2 of the chip fixture 1 is covered on the top of the onboard chip 100, a plurality of metal contacts 3 respectively abut against the plurality of pins 101 of the onboard chip 100 , The pins of the on-board chip 100 are electrically connected to the external test equipment through the metal contacts 3, the outer wiring board 4 and the multi-pin connector 5 in a one-to-one correspondence.
上述装置在测试时,先将所述芯片治具1的限位固定口2罩设于板载芯片100的顶部,然后对所述芯片治具1施加压力,使得多个金属触点3分别抵接于所述板载芯片100的多个引脚101,待金属触点3与引脚101紧密接触后,将所述多针插接件5电性连接于外部测试设备,在所述金属触点3、所述外走线板4和多针插接件5的配合下实现板载芯片100与外部测试设备的电性连接,最后利用外部测试设备对所述板载芯片100进行测试。相比现有技术而言,本实用新型无需改变芯片与电路板的原始连接状态,不仅能避免对芯片或者电路板造成损伤,还能够与板载芯片的引脚可靠连接,具有一 插即用、简单可靠等特点,较好地满足了芯片测试需求。During testing of the above-mentioned device, the limit fixing port 2 of the chip fixture 1 is first covered on the top of the on-board chip 100, and then pressure is applied to the chip fixture 1, so that a plurality of metal contacts 3 are respectively pressed against Are connected to the multiple pins 101 of the onboard chip 100. After the metal contacts 3 are in close contact with the pins 101, the multi-pin connector 5 is electrically connected to an external test device, and the metal contacts Point 3. The external wiring board 4 and the multi-pin connector 5 cooperate to realize the electrical connection between the onboard chip 100 and the external test equipment, and finally the onboard chip 100 is tested by the external test equipment. Compared with the prior art, the present invention does not need to change the original connection state of the chip and the circuit board, not only can avoid damage to the chip or the circuit board, but also can be reliably connected with the pins of the on-board chip, and has a plug and play function. , Simple and reliable, etc., which satisfies the needs of chip testing well.
为了对金属触点3起到支撑作用,同时将金属触点3与外走线板4电性连接,本实施例中,所述芯片治具1内设有内走线板6,多个金属触点3固定于所述内走线板6上,且所述外走线板4与所述内走线板6一体成型。In order to support the metal contact 3 and at the same time electrically connect the metal contact 3 with the outer wiring board 4, in this embodiment, the chip fixture 1 is provided with an inner wiring board 6, and a plurality of metal The contact 3 is fixed on the inner wiring board 6, and the outer wiring board 4 and the inner wiring board 6 are integrally formed.
作为一种优选方式,多个金属触点3沿所述内走线板6的边缘依次分布。例如,多个金属触点3分设于所述内走线板6的左右两侧或者沿所述内走线板6的四周呈正方形或者长方形分布。As a preferred manner, a plurality of metal contacts 3 are sequentially distributed along the edge of the inner wiring board 6. For example, a plurality of metal contacts 3 are separately provided on the left and right sides of the inner wiring board 6 or distributed in a square or rectangular shape along the circumference of the inner wiring board 6.
本实施例中,所述限位固定口2的内侧壁开设有多个槽孔20,所述槽孔20与所述金属触点3一一对齐,所述金属触点3穿过所述槽孔20,且所述金属触点3能够在所述槽孔20内活动。上述槽孔20不仅供于穿过所述金属触点3,还可以为所述金属触点3提供弹性活动空间,使得所述金属触点3与引脚101更加可靠地接触。In this embodiment, the inner side wall of the limit fixing opening 2 is provided with a plurality of slots 20, the slots 20 are aligned with the metal contacts 3 one by one, and the metal contacts 3 pass through the slots. A hole 20, and the metal contact 3 can move in the slot 20. The above-mentioned slot 20 is not only used to pass through the metal contact 3, but can also provide an elastic movable space for the metal contact 3, so that the metal contact 3 and the pin 101 are more reliably contacted.
为使得所述金属触点3与引脚101更加紧密地连接,本实施例中,所述金属触点3的端部形成有向所述限位固定口2内侧弯折的勾扣30。In order to make the metal contact 3 and the pin 101 more closely connected, in this embodiment, the end of the metal contact 3 is formed with a hook 30 bent toward the inner side of the limit fixing opening 2.
作为一种优选方式,所述勾扣30的外侧形成有斜面31,借由该斜面31令所述勾扣30呈楔形。上述楔形的勾扣30有助于将所述金属触点3滑至引脚101的外侧,进而在装夹时起到导向作用。As a preferred manner, an inclined surface 31 is formed on the outer side of the hook 30, and the hook 30 is wedge-shaped by the inclined surface 31. The above-mentioned wedge-shaped hook 30 helps to slide the metal contact 3 to the outside of the pin 101, thereby playing a guiding role during clamping.
作为一种优选结构,所述芯片治具1背向所述限位固定口2的一侧固定有盖板7。As a preferred structure, a cover plate 7 is fixed on the side of the chip fixture 1 facing away from the limit fixing opening 2.
进一步地,所述内走线板6夹设于所述芯片治具1与所述盖板7之间。Further, the inner wiring board 6 is sandwiched between the chip fixture 1 and the cover plate 7.
为了更好地描述本实用新型的技术方案,本实用新型还涉及一种板载芯片测试辅助方法,结合图1至图6所示,该方法基于一装置实现,所述装置包括有芯片治具1和外走线板4,所述芯片治具1上开设有限位固定口2,所述限位固定口2的内侧壁穿设有多个金属触点3,所述外走线板4的第一端位于所述芯片治具1内,且多个金属触点3分别电性连接于所述外走线板4的第一端,所述外走线板4的第二端向所述芯片治具1之外延伸,且所述外走线板4的第二端电性连接有多针插接件5,所述方法包括如下步骤:In order to better describe the technical solution of the present invention, the present invention also relates to an auxiliary method for on-board chip testing. As shown in FIG. 1 to FIG. 6, the method is implemented based on a device that includes a chip fixture 1 and the outer wiring board 4, the chip fixture 1 is provided with a limit fixing port 2, and the inner side wall of the limit fixing port 2 is provided with a plurality of metal contacts 3, and the outer wiring board 4 The first end is located in the chip fixture 1, and a plurality of metal contacts 3 are respectively electrically connected to the first end of the outer wiring board 4, and the second end of the outer wiring board 4 faces the The chip fixture 1 extends outside, and the second end of the outer wiring board 4 is electrically connected to a multi-pin connector 5. The method includes the following steps:
步骤S1,将所述芯片治具1的限位固定口2罩设于板载芯片100的顶部;Step S1, covering the limit fixing port 2 of the chip fixture 1 on the top of the onboard chip 100;
步骤S2,对所述芯片治具1施加压力,使得多个金属触点3分别抵接于所述板载芯片100的多个引脚101;Step S2, applying pressure to the chip fixture 1 so that a plurality of metal contacts 3 respectively abut against a plurality of pins 101 of the on-board chip 100;
步骤S3,将所述多针插接件5电性连接于外部测试设备;Step S3, electrically connecting the multi-pin connector 5 to an external test device;
步骤S4,利用外部测试设备对所述板载芯片100进行测试。In step S4, the on-board chip 100 is tested using an external test device.
上述方法中,所述金属触点3的端部形成有向所述限位固定口2内侧弯折的勾扣30,所述步骤S2中,所述金属触点3端部的勾扣30抵紧于所述板载芯片100的引脚101外侧。通过上述结构,可保证所述金属触点3与引脚101准确、可靠地电性连接。In the above method, the end of the metal contact 3 is formed with a hook 30 bent toward the inner side of the limit fixing opening 2. In step S2, the hook 30 at the end of the metal contact 3 It is pressed tightly to the outside of the pin 101 of the on-board chip 100. Through the above structure, it can be ensured that the metal contact 3 and the pin 101 are electrically connected accurately and reliably.
以上所述只是本实用新型较佳的实施例,并不用于限制本实用新型,凡在本实用新型的技术范围内所做的修改、等同替换或者改进等,均应包含在本实用新型所保护的范围内。The above are only preferred embodiments of the present utility model, and are not used to limit the present utility model. Any modification, equivalent replacement or improvement made within the technical scope of the utility model shall be included in the protection of the utility model. In the range.
工业实用性Industrial applicability
本实用新型公开的板载芯片测试辅助装置,在测试时,先将所述芯片治具的夹口罩设于板载芯片的顶部,然后对所述芯片治具施加压力,使得多个金属触点分别抵接于所述板载芯片的多个引脚,待金属触点与引脚紧密接触后,将所述多针插接件电性连接于外部测试设备,在所述金属触点、所述排线和多针插接件的配合下实现板载芯片与外部测试设备的点对点电性连接,最后利用外部测试设备对所述板载芯片进行读写测试。相比现有技术而言,本实用新型无需改变芯片与电路板的原始连接状态,不仅能避免对芯片或者电路板造成损伤,还能够与板载芯片的引脚可靠连接,具有一插即用、简单可靠等特点,较好地满足了芯片测试需求。In the on-board chip test auxiliary device disclosed by the utility model, during testing, the clamping mask of the chip fixture is first set on the top of the on-board chip, and then pressure is applied to the chip fixture to make a plurality of metal contacts Abut against the multiple pins of the on-board chip, and after the metal contacts and the pins are in close contact, the multi-pin connector is electrically connected to the external test equipment, and the metal contacts and the pins are electrically connected to the external test equipment. The coordination of the flat cable and the multi-pin connector realizes the point-to-point electrical connection between the on-board chip and the external test equipment, and finally the external test equipment is used to perform a read and write test on the on-board chip. Compared with the prior art, the present invention does not need to change the original connection state of the chip and the circuit board, not only can avoid damage to the chip or the circuit board, but also can be reliably connected with the pins of the on-board chip, and has a plug and play function. , Simple and reliable, etc., which satisfies the needs of chip testing well.

Claims (9)

  1. 一种板载芯片测试辅助装置,其特征在于,包括有芯片治具和外走线板,所述芯片治具上开设有可罩于板载芯片顶部的限位固定口,所述限位固定口的内侧壁穿设有多个金属触点,所述金属触点与所述板载芯片的引脚一一对应,所述外走线板的第一端位于所述芯片治具内,且多个金属触点分别电性连接于所述外走线板的第一端,所述外走线板的第二端向所述芯片治具之外延伸,且所述外走线板的第二端电性连接有多针插接件,当所述芯片治具的限位固定口罩设于板载芯片的顶部时,多个金属触点分别抵接于所述板载芯片的多个引脚,借由所述金属触点、所述外走线板和多针插接件将所述板载芯片的引脚一一对应地电性连接于外部测试设备。An auxiliary device for on-board chip testing, which is characterized in that it includes a chip fixture and an external wiring board. The chip fixture is provided with a limit fixing port that can cover the top of the onboard chip, and the limit fixation The inner side wall of the port is provided with a plurality of metal contacts, the metal contacts correspond to the pins of the on-board chip one-to-one, the first end of the outer wiring board is located in the chip fixture, and A plurality of metal contacts are respectively electrically connected to the first end of the outer wiring board, the second end of the outer wiring board extends outside the chip fixture, and the first end of the outer wiring board The two ends are electrically connected with a multi-pin connector. When the limit fixing mask of the chip fixture is set on the top of the on-board chip, a plurality of metal contacts respectively abut against the multiple leads of the on-board chip. The pins are electrically connected to the external test equipment through the metal contacts, the external wiring board, and the multi-pin connector to electrically connect the pins of the on-board chip to the external test equipment in a one-to-one correspondence.
  2. 如权利要求1所述的板载芯片测试辅助装置,其特征在于,所述芯片治具内设有内走线板,多个金属触点固定于所述内走线板上,且所述外走线板与所述内走线板一体成型。The on-board chip test auxiliary device of claim 1, wherein the chip fixture is provided with an inner wiring board, a plurality of metal contacts are fixed on the inner wiring board, and the outer wiring board The wiring board and the inner wiring board are integrally formed.
  3. 如权利要求2所述的板载芯片测试辅助装置,其特征在于,多个金属触点沿所述内走线板的边缘依次分布。3. The on-board chip test auxiliary device according to claim 2, wherein a plurality of metal contacts are sequentially distributed along the edge of the inner wiring board.
  4. 如权利要求1所述的板载芯片测试辅助装置,其特征在于,所述限位固定口的内侧壁开设有多个槽孔,所述槽孔与所述金属触点一一对齐,所述金属触点穿过所述槽孔,且所述金属触点能够在所述槽孔内活动。5. The on-board chip test auxiliary device according to claim 1, wherein a plurality of slots are formed on the inner side wall of the limit fixing opening, and the slots are aligned with the metal contacts one by one, and the The metal contact passes through the slot hole, and the metal contact can move in the slot hole.
  5. 如权利要求1所述的板载芯片测试辅助装置,其特征在于,所述金属触点的端部形成有向所述限位固定口内侧弯折的勾扣。3. The on-board chip test auxiliary device according to claim 1, wherein the end of the metal contact is formed with a hook that is bent toward the inner side of the limit fixing opening.
  6. 如权利要求5所述的板载芯片测试辅助装置,其特征在于,所述勾扣的外侧形成有斜面,借由该斜面令所述勾扣呈楔形。5. The on-board chip test auxiliary device of claim 5, wherein an inclined surface is formed on the outer side of the hook, and the hook is wedge-shaped by the inclined surface.
  7. 如权利要求2所述的板载芯片测试辅助装置,其特征在于,所述芯片治具背向所述限位固定口的一侧固定有盖板。3. The on-board chip test auxiliary device according to claim 2, wherein a cover plate is fixed on a side of the chip fixture that faces away from the limit fixing port.
  8. 如权利要求7所述的板载芯片测试辅助装置,其特征在于,所述内走线板夹设于所述芯片治具与所述盖板之间。8. The on-board chip test auxiliary device of claim 7, wherein the inner wiring board is sandwiched between the chip fixture and the cover plate.
  9. 如权利要求3所述的板载芯片测试辅助装置,其特征在于,多个金属触点分设于所述内走线板的左右两侧或者沿所述内走线板的四周呈正方形或者长方形分布。4. The on-board chip test auxiliary device of claim 3, wherein a plurality of metal contacts are separately provided on the left and right sides of the inner wiring board or distributed in a square or rectangular shape along the circumference of the inner wiring board .
PCT/CN2020/126287 2019-11-05 2020-11-03 Auxiliary device for testing chip-on-board WO2021088833A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201911073224.4A CN112782553A (en) 2019-11-05 2019-11-05 Board-mounted chip test auxiliary device and method
CN201911073224.4 2019-11-05

Publications (1)

Publication Number Publication Date
WO2021088833A1 true WO2021088833A1 (en) 2021-05-14

Family

ID=75747572

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/126287 WO2021088833A1 (en) 2019-11-05 2020-11-03 Auxiliary device for testing chip-on-board

Country Status (2)

Country Link
CN (1) CN112782553A (en)
WO (1) WO2021088833A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7371076B2 (en) * 2006-08-02 2008-05-13 A Point Technology Co., Ltd. Chip socket structure
CN103869105A (en) * 2012-12-11 2014-06-18 中芯国际集成电路制造(上海)有限公司 General type test board
CN207992338U (en) * 2018-02-08 2018-10-19 广东越众光电科技有限公司 Fingerprint module test fixture
CN208043877U (en) * 2018-02-09 2018-11-02 深圳市鸿义通仪测有限公司 A kind of dismountable chip test base
CN211426701U (en) * 2019-11-05 2020-09-04 新嘉数码电子(深圳)有限公司 Board carries chip test auxiliary device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7371076B2 (en) * 2006-08-02 2008-05-13 A Point Technology Co., Ltd. Chip socket structure
CN103869105A (en) * 2012-12-11 2014-06-18 中芯国际集成电路制造(上海)有限公司 General type test board
CN207992338U (en) * 2018-02-08 2018-10-19 广东越众光电科技有限公司 Fingerprint module test fixture
CN208043877U (en) * 2018-02-09 2018-11-02 深圳市鸿义通仪测有限公司 A kind of dismountable chip test base
CN211426701U (en) * 2019-11-05 2020-09-04 新嘉数码电子(深圳)有限公司 Board carries chip test auxiliary device

Also Published As

Publication number Publication date
CN112782553A (en) 2021-05-11

Similar Documents

Publication Publication Date Title
US6359452B1 (en) Method and apparatus for testing an electronic assembly
KR200471076Y1 (en) Socket for testing electronics
US8400177B2 (en) Device and method for testing display panel
US7714569B2 (en) Adaptor for electrical connector
US9225115B2 (en) Retention key lock for board-to-board connectors
US6482042B1 (en) Techniques for accessing a circuit board utilizing an improved adaptor
US4516072A (en) Device for use in testing printed circuit board components
WO2021088833A1 (en) Auxiliary device for testing chip-on-board
JP2005026213A (en) Method of arranging socket to circuit board and socket using the method
CN211426701U (en) Board carries chip test auxiliary device
KR101624981B1 (en) Socket For Testing Electronics
KR20130126566A (en) Pin block for preventing false defect and part probe station using the same
US20040077188A1 (en) Card connector assembly including contact lands having no damage
US9347982B1 (en) Circuit board probe fixture
KR101273550B1 (en) Universal socket for electrical test
US8313341B1 (en) Guide element for a connector device
TWM589280U (en) Quality control and inspection device using two-dimensional image recognition technology to perform quality control and inspection of connection terminals of electronic components to be tested
US7098679B2 (en) Circuit tester interface
KR100320022B1 (en) Semiconductor Chip Tester
US20150168456A1 (en) Probe card and method for producing a probe card
CN110957605B (en) Mainboard connecting clamp
KR100844486B1 (en) Test socket for semiconductor chip
US20220225495A1 (en) Control circuit board
KR20120060299A (en) Test socket
US7488180B2 (en) Testing device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20884964

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 14.10.2022)

122 Ep: pct application non-entry in european phase

Ref document number: 20884964

Country of ref document: EP

Kind code of ref document: A1