WO2020238527A1 - 基于可编程逻辑器件的数据处理装置及其驱动方法和显示装置 - Google Patents
基于可编程逻辑器件的数据处理装置及其驱动方法和显示装置 Download PDFInfo
- Publication number
- WO2020238527A1 WO2020238527A1 PCT/CN2020/087319 CN2020087319W WO2020238527A1 WO 2020238527 A1 WO2020238527 A1 WO 2020238527A1 CN 2020087319 W CN2020087319 W CN 2020087319W WO 2020238527 A1 WO2020238527 A1 WO 2020238527A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- redundant
- switched
- functional circuit
- functional
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 31
- 238000009499 grossing Methods 0.000 claims abstract description 49
- 230000008859 change Effects 0.000 claims abstract description 21
- 230000008569 process Effects 0.000 claims abstract description 3
- 230000004044 response Effects 0.000 claims description 12
- 238000006243 chemical reaction Methods 0.000 claims description 10
- 230000006870 function Effects 0.000 claims description 10
- 238000010586 diagram Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 2
- 230000002035 prolonged effect Effects 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 229910002056 binary alloy Inorganic materials 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004549 pulsed laser deposition Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T3/00—Geometric image transformations in the plane of the image
- G06T3/40—Scaling of whole images or parts thereof, e.g. expanding or contracting
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/37—Details of the operation on graphic patterns
- G09G5/373—Details of the operation on graphic patterns for modifying the size of the graphic pattern
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/391—Resolution modifying circuits, e.g. variable screen formats
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/025—Reduction of instantaneous peaks of current
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/08—Fault-tolerant or redundant circuits, or circuits in which repair of defects is prepared
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/04—Changes in size, position or resolution of an image
- G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/04—Changes in size, position or resolution of an image
- G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
- G09G2340/0428—Gradation resolution change
Definitions
- the present disclosure relates to a data processing device based on a programmable logic device, a driving method thereof, and a display device.
- PLD programmable logic device
- FPGA Field Programmable Gate Array
- data processing devices especially image data processing devices in display devices, to shorten the development cycle of display devices, increase market share and corresponding profits.
- the embodiments of the present disclosure provide a data processing device based on a programmable logic device, a method for driving a data processing device based on a programmable logic device, a method for setting a current smoothing circuit in a data processing device, and a display device .
- a data processing apparatus based on a programmable logic device.
- the device includes: at least one functional circuit configured to process input data; and at least one current smoothing circuit, each of which corresponds to one of the at least one functional circuit and is configured as a smoothing factor The current change of the programmable logic device caused when the corresponding functional circuit is switched on and off.
- the current smoothing circuit includes: a control circuit configured to generate a drive signal based on a switching manner of a functional circuit corresponding to the current smoothing circuit; and a redundant circuit configured to drive according to the The signal operates to smooth current changes.
- control circuit includes: a decoding control word generating circuit configured to generate a control word based on the switching mode of a functional circuit corresponding to the current smoothing circuit; and a decoding circuit configured to generate a control word based on This control word generates a drive signal.
- the number of flip-flops included in the redundant circuit is less than the number of flip-flops in the corresponding functional circuit.
- the number of flip-flops in the redundant circuit is 1/N of the number of flip-flops in the corresponding functional circuit, where N is a positive integer.
- N may be 16.
- the flip-flops in the redundant circuit are divided into M groups.
- the driving signal includes M sub-driving signals.
- Each of the M sub-driving signals is used to drive a corresponding set of M sets of flip-flops.
- M is an integer greater than 1.
- M may be 64.
- the data processing device further includes: a determination circuit configured to determine the functional circuit to be switched and its switching mode, and provide the obtained switching mode to the functional circuit to be switched A decoding control word generation circuit in a current smoothing circuit; and a memory configured to store the operating frequency of the redundant circuit, the difference between the power of the redundant circuit at the operating frequency and the power of the corresponding functional circuit
- the ratio of the absolute value to the power of the corresponding functional circuit is within the threshold range.
- the threshold range is from 0 to 10%.
- the data processing device further includes: an input circuit configured to receive the data to be processed and transmit the received data to at least one functional circuit; and an output circuit configured to output data from Data of the at least one functional circuit.
- the data processing device may be an image data processing device.
- the input circuit includes: a first resolution data input circuit configured to receive image data of a first resolution, and a second resolution data input circuit configured to receive a second resolution The image data in which the first resolution is smaller than the second resolution.
- At least one functional circuit includes: a conversion circuit configured to convert image data of a first resolution from a first resolution data input circuit into image data of a second resolution; and an image processing circuit configured to The image data of the second resolution of the conversion circuit or the image data of the second resolution from the second resolution data input circuit is subjected to image processing.
- the output circuit is configured to output image data from the image processing circuit.
- the current smoothing circuit is configured to smooth the current change of the programmable logic device caused by the on and off switching of the conversion circuit.
- the first resolution image data may be 4K image data
- the second resolution image data may be 8K image data
- a display device includes the programmable logic device-based data processing device according to the first aspect of the present disclosure.
- a method for driving the programmable logic device-based data processing apparatus includes: determining the functional circuit to be switched in at least one functional circuit and its switching mode; and smoothing the programmable circuit caused by the on and off switching of the functional circuit through a current smoothing circuit corresponding to the functional circuit to be switched Current changes in logic devices.
- the current smoothing circuit includes a control circuit and a redundant circuit, and smoothing the current change of the programmable logic device caused by the switching of the function circuit on and off includes: responding to the function of switching The circuit will be switched from on to off.
- the redundant circuit While the functional circuit to be switched is closed, the redundant circuit is turned on so that the absolute value of the difference between the maximum power of the redundant circuit and the power of the circuit to be switched is the same as the The ratio of the power of the switched circuit is within the threshold range, and then the power of the redundant circuit is gradually reduced within a predetermined time; and in response to the switched functional circuit being switched from off to on, the switched functional circuit is switched on In the previous predetermined time, gradually increase the power of the redundant circuit so that the absolute value of the difference between the maximum power of the redundant circuit and the power of the functional circuit to be switched and the ratio of the power of the circuit to be switched Within the threshold range, then the redundant circuit is turned off while the functional circuit to be switched is turned on.
- the redundant circuit includes M groups of flip-flops, and M is an integer greater than 1, wherein the functional circuit to be switched in response to the switch will be switched from on to off, and the functional circuit to be switched is turned off at the same time ,
- the M groups of triggers are closed group by group until the M groups of triggers are all closed.
- the M groups of triggers are turned on group by group until the M groups of triggers are all turned on.
- a method for setting a current smoothing circuit in the data processing device includes a redundant circuit.
- the method includes setting the redundant circuit by determining the power of the functional circuit corresponding to the redundant circuit; and by making the absolute value of the difference between the maximum power of the redundant circuit and the power of the corresponding functional circuit and the The ratio of the power of the corresponding functional circuit is within the threshold range to determine the number of flip-flops in the redundant circuit and the operating frequency of the redundant circuit.
- determining the number of flip-flops in the redundant circuit and the operating frequency of the redundant circuit includes: determining the number of flip-flops in the redundant circuit as the middle of the corresponding functional circuit. 1/N of the number of flip-flops, where N is a positive integer; by making the absolute value of the difference between the maximum power of the redundant circuit and the power of the corresponding functional circuit and the power of the corresponding functional circuit The ratio is within the threshold range to determine the operating frequency of the redundant circuit, where the threshold range can be from 0 to 10%.
- Fig. 1 shows a schematic diagram of a data processing apparatus based on a programmable logic device according to an embodiment of the present disclosure
- Fig. 2 shows a schematic diagram of an image data processing apparatus based on a programmable logic device according to an embodiment of the present disclosure
- FIG. 3 shows a flowchart of a method for driving a data processing apparatus based on a programmable logic device as shown in FIG. 1 according to an embodiment of the present disclosure
- Fig. 4 shows a flowchart of a method for smoothing current changes of a programmable logic device caused by switching on and off of a functional circuit according to an embodiment of the present disclosure
- FIG. 5 shows a flow chart for setting up redundant circuits according to an embodiment of the present disclosure
- Fig. 6 shows a flowchart of a method for determining the number of flip-flops in a redundant circuit and the operating frequency of the redundant circuit according to an embodiment of the present disclosure
- FIG. 7 shows a schematic diagram of a display device according to an embodiment of the present disclosure.
- the programmable logic device PLD (for example, FPGA) can be applied as a data processing device, for example, as an image data processing device in the field of display technology.
- PLD programmable logic device
- the operating state of one or more logic circuits (hereinafter, also referred to as functional circuits) in the programmable logic device is switched, that is, when switching from on to off or from off to on, the required operation of PLD
- the current will suddenly change suddenly. Therefore, the current provided by the power supply circuit of the PLD will also have a corresponding sudden change, thereby shortening the service life of the power supply circuit.
- the present disclosure provides a data processing device based on a programmable logic device.
- a current smoothing circuit in the device to smooth the operating current of the PLD when the functional circuit is switched, the sudden change in the operating current of the PLD can be avoided, thereby avoiding the damage to the power supply circuit (for example, the power supply) caused by the sudden change in current. For example, deteriorating service life.
- Fig. 1 shows a schematic diagram of a data processing apparatus based on a programmable logic device according to an embodiment of the present disclosure.
- a data processing apparatus 100 based on a programmable logic device may include at least one functional circuit 105 1 , ..., 105 f (where f is a positive integer), at least one current smoothing circuit 110 1 , ..., 110 h (where h is a positive integer).
- each circuit will be described in detail with reference to the drawings. It should be understood that, in the embodiments of the present disclosure, a circuit for realizing a specific function can be realized by configuring a flip-flop in a programmable logic device.
- At least one functional circuit 105 1 , ..., 105 f is used to perform desired processing on input data input to the data processing device.
- the functional circuit may be an image conversion circuit, an image processing circuit, or the like. It should be understood that, according to the embodiments of the present disclosure, the functional circuit may also be a sub-circuit in an image processing circuit, such as an image enhancement circuit and a dynamic processing circuit.
- each of the at least one current smoothing circuit 110 1 , ..., 110 h corresponds to a corresponding one of the functional circuits 105 1 , ..., 105 f , and can smooth the corresponding function The current change of the programmable logic device when the circuit is switched on and off.
- the current smoothing circuit 110 1 can correspond to the functional circuit 105 1
- the current smoothing circuit 110 1 can smooth the current change of the programmable logic device caused by the switching of the functional circuit 105 1 on and off.
- the number of current smoothing circuits may be less than the current smoothing circuit due to the small contribution of certain functional circuits to the sudden change of the current of the programmable logic device, user settings, and certain functional circuits that cannot be switched or bypassed Or equal to the number of functional circuits, that is, f ⁇ h.
- the functional circuit may be switched based on the instruction of the user of the display device. For example, if the user selects to turn on or off one or more functions through the remote control, the corresponding functional circuit is turned on or off.
- the current smoothing circuits 110 1 ,..., 110 h may include control circuits 115 1 , ..., 115 h and redundant circuits 120 1 ,..., 120 h .
- the control circuit may generate a driving signal for driving the corresponding redundant circuit based on the switching mode of the functional circuit corresponding to the current smoothing circuit. For example, based on the switching mode of the functional circuit 105 1 , the control circuit 115 1 may generate a driving signal, and the redundant circuit may further operate according to the driving signal to smooth current changes.
- redundancy circuit 1201 may control the drive circuit 1151 generates a current signal caused by changes in the opening and closing switch circuit 1051 according to a smoothing function.
- the number of flip-flops (for example, D flip-flops) in the redundant circuit is smaller than the number of flip-flops in the corresponding functional circuit.
- the number of flip-flops in the redundant circuit 120 1 is smaller than the number of flip-flops in the functional circuit 105 1 . It can be understood that the designer can determine the number of flip-flops in the redundant circuit based on the total number of flip-flops in the programmable logic device and the number of flip-flops in the corresponding functional circuit.
- the number of flip-flops in the redundant circuit may be 1/N of the number of flip-flops in the corresponding functional circuit, where N is a positive integer. N may be determined based on the number of flip-flops in the corresponding functional circuit and the total number of flip-flops in the programmable logic device. For example, the number of flip-flops in the redundant circuit 120 1 may be 1/16 of the number of flip-flops in the functional circuit 105 1 . It should be understood that the number of flip-flops in different redundant circuits may be different, and the ratio of the number of flip-flops therein to the number of flip-flops in the corresponding functional circuit may also be different.
- the flip-flops in the redundant circuit can be divided into M groups, where M is an integer greater than one.
- M can be 64.
- control circuits 115 1 ..., 115 h include decoding control word generating circuits 125 1 ..., 125 h and decoding circuits 130 1 ..., 130 h .
- the control circuit 115 1 may include a decoding control word generating circuit 125 1 and a decoding circuit 130 1 .
- the decoding control word generating circuit can generate the control word based on the switching mode of the functional circuit corresponding to the current smoothing circuit.
- the decoding control word generating circuit 125 1 can generate a control word based on the switching mode of the functional circuit 105 1 .
- the decoding circuit may generate a driving signal for driving the corresponding redundant circuit based on the generated control word.
- a decoding circuit 130 may generate a control word generated by decoding circuit 125 based on the control word, the redundant circuit 120 generates a driving signal.
- the redundant circuit may include M groups of flip-flops.
- the driving signal also includes M sub-driving signals. Each sub-driving signal is used to drive a corresponding group of M groups of flip-flops.
- the data processing device 100 may further include a determination circuit 135, a storage circuit 140, an input circuit 145 and an output circuit 150.
- the determining circuit 135 may determine the functional circuit to be switched and its switching mode, and provide the obtained switching mode to the decoding control word generation in the current smoothing circuit corresponding to the functional circuit to be switched. Circuit. For example, when the functional circuit 105 1 will switch states, first, the determining circuit 135 can determine whether the functional circuit to switch the state is the functional circuit 105 1 , and whether the functional circuit 105 1 is switched from on to off or from off to on . Then, the determining circuit 135 provides the switching mode to the decoding control word generating circuit 125 1 .
- the memory 40 may store redundancy circuit 1201, ..., 120 h of the respective operating frequency F 1, ..., F h.
- the difference between the maximum power of the redundant circuits 120 1 , ..., 120 h at the respective operating frequencies F 1 , ..., F h and the power of the corresponding functional circuits 105 1 , ..., 105 h The ratio of the absolute value of and the power of the corresponding functional circuit 105 1 , ..., 105 h may be within a predetermined threshold range.
- the maximum power of the redundant circuit at the corresponding operating frequency refers to the power consumed when all the flip-flops in the redundant circuit operate at the operating frequency.
- the ratio of the absolute value of the difference between the maximum power of the redundant circuit 120 1 and the power of the corresponding functional circuit 105 1 to the power of the corresponding functional circuit 105 1 is within a predetermined threshold range.
- the threshold range may be from about 0 to about 10%. It should be understood that other ranges according to actual needs are also allowed.
- the input circuit 145 may receive data to be processed, and transmit the received data to at least one functional circuit for corresponding processing.
- the output circuit 150 may output processed data from at least one functional circuit to the output terminal OUTPUT.
- FIG. 1 only shows a specific number of functional (ie, logic) circuits, this is not a limitation, and the type and number of functional circuits can be appropriately selected according to actual needs.
- FIG. 2 shows a schematic diagram of an image data processing apparatus 200 based on a programmable logic device according to an embodiment of the present disclosure.
- the image data processing apparatus 200 may include an input circuit 145, a conversion circuit 105 1 , an image processing circuit 105 2 , an output circuit 150 and a current smoothing circuit 110 1 .
- each circuit will be described in detail with reference to the drawings.
- the input circuit 145 may include a first resolution data input circuit 145 1 and a second resolution data input circuit 145 2 .
- a first resolution data input circuit 1451 may receive image data of a first resolution
- the second resolution data input circuit 1452 may receive the image data of the second resolution.
- the first resolution data input circuit 1451 may be a data input circuit receives 4k 4k image data.
- the second resolution data input circuit 1452 may be a data input circuit 8k 8k receives the image data.
- the 4k image data according to the embodiment of the present disclosure may be provided by a system on chip (SOC).
- SOC system on chip
- the conversion circuit 105 1 can convert 4k image data from the 4k data input circuit 145 1 into 8k image data.
- the image processing circuit 1052 may 8k from the image data conversion circuit 1051 or image data of 8k 8k 2 data input circuit 145 from the image processing.
- image processing may include image enhancement, color space conversion, and the like. It should be understood that in the embodiments of the present disclosure, the type of image processing is not particularly limited, and can be appropriately determined according to actual needs.
- the output circuit 150 can output image data from the image processing circuit 105 2 to the output terminal OUTPUT.
- the current smoothing circuit 110 1 can smooth the current change of the programmable logic device caused by the switching of the switching circuit 105 1 on and off.
- FIG. 3 shows a flowchart of a method for driving a data processing apparatus 100 based on a programmable logic device according to an embodiment of the present disclosure.
- the functional circuit to be switched among the at least one functional circuit and its switching mode are determined.
- the determining circuit 135 may determine the functional circuit to be switched and its switching method. For example, as described above, the determining circuit 135 determines the functional circuit and its switching method to be switched depending on the user's instruction.
- the functional circuit to be switched may be one or more.
- the switching modes of the functional circuits to be switched may be the same or different.
- the current smoothing circuit corresponding to the functional circuit to be switched is used to smooth the current change of the programmable logic device caused when the functional circuit is switched on and off.
- FIG. 4 further shows a method for smoothing current changes of a programmable logic device caused by switching on and off of a functional circuit according to an embodiment of the present disclosure.
- step 410 in response to the switched functional circuit being switched from on to off, while the switched functional circuit is switched off, the redundant circuit is switched on, for example, to operate at maximum power. Then, within a predetermined time, the power of the redundant circuit is gradually reduced, for example, to zero.
- the M groups of triggers are closed group by group until the M groups of triggers are all closed.
- the corresponding decoding control word generating circuit generates a corresponding control word (for example, binary system) based on the received switching mode from on to off, and provides the control word to the corresponding decoding Circuit.
- the decoding circuit generates corresponding M groups of driving signals based on the control word, and provides them to the corresponding redundant circuit.
- the M sets of flip-flops are all turned on first to operate at the corresponding operating frequency (ie, make redundant The remaining circuits operate at maximum power), but are closed group by group until they are all closed. Therefore, the sudden change of the operating current of the PLD caused by the switching of the functional circuit from on to off can be avoided, and the service life of the power supply circuit can be prolonged.
- step 420 in response to switching the switched functional circuit from off to on, the power of the redundant circuit is gradually increased within a predetermined time before the switched functional circuit is turned on, for example, up to the maximum operating power of the redundant circuit. Then, the redundant circuit is turned off while the functional circuit to be switched is turned on.
- the power of the redundant circuit in response to switching the switched functional circuit from off to on, is gradually increased within a predetermined time before the switched functional circuit is turned on, so that the power of the redundant circuit is The ratio of the absolute value of the difference between the power when the switched functional circuit is turned on and the power of the switched functional circuit is within the threshold range (from about 0 to about 10%). Then, the redundant circuit is turned off while the functional circuit to be switched is turned on.
- the M groups of triggers are switched off group by group until the M groups of triggers are all switched off.
- the corresponding decoding control word generating circuit generates a corresponding binary control word according to the setting based on the received switching mode from off to on, and provides the control word to the corresponding decoding circuit.
- the decoding circuit generates corresponding M groups of driving signals based on the control word, and provides them to the corresponding redundant circuit.
- the M groups of triggers are turned on group by group based on the driving signal and the corresponding operating frequency stored in the memory to operate at the corresponding operating frequency, for example, until all the M groups of triggers are turned on. Therefore, the sudden change of the operating current of the PLD caused by the switching of the functional circuit from off to on can be avoided, and the service life of the power supply circuit can be prolonged.
- the predetermined time may be 0.5 seconds, and the threshold range may be from about 0 to about 10%.
- This article also provides a method for setting up the data processing device as described above.
- the programmable logic device can be programmed to set the functional circuit, current smoothing circuit, determination circuit, memory, input circuit, and output circuit as described above. Further, the programmable logic device can be programmed to set the control circuit in the current smoothing circuit (including the decoding control word generating circuit and the decoding circuit in the control circuit), and the redundant circuit in the current smoothing circuit.
- Fig. 5 shows a flowchart for setting up a redundant circuit according to an embodiment of the present disclosure.
- the power of the functional circuit corresponding to the redundant circuit is determined.
- the power of the functional circuit can be determined by a simulation method.
- the simulation software xillinx xpe is used to obtain the power for normal operation of the functional circuit by setting the programmable logic device chip model, board environment, power supply and operating frequency and other parameters.
- the number of flip-flops in the redundant circuit and the operating frequency of the redundant circuit are determined.
- the ratio of the absolute value of the difference between the power of the redundant circuit and the power of the corresponding functional circuit to the power of the corresponding functional circuit is within a threshold range (for example, from about 0 to about 10%)
- the operating power of the redundant circuit can also be obtained through simulation (for example, xillinx xpe).
- FIG. 6 shows a flowchart of a method for determining the number of flip-flops in a redundant circuit and the operating frequency of the redundant circuit according to an embodiment of the present disclosure.
- the number of flip-flops in the redundant circuit is determined to be 1/N of the number of flip-flops in the corresponding functional circuit.
- the number of flip-flops in the functional circuit can be determined when the functional circuit is set by programming.
- the operating frequency of the redundant circuit is determined.
- the operation of the redundant circuit is determined by making the ratio of the absolute value of the difference between the power of the redundant circuit and the power of the corresponding functional circuit to the power of the corresponding functional circuit within a predetermined threshold range frequency. Specifically, starting from the operating frequency of the corresponding functional circuit, using 1/L of the operating frequency (for example, L is an integer, such as 8) as the step size, increase the operating frequency of the redundant circuit in the input simulation software until the The ratio falls within the predetermined threshold range, for example, the threshold range is from about 0 to about 10%.
- the operating frequency of the redundant circuit may be determined first, and then the number of flip-flops in the redundant circuit may be determined.
- FIG. 7 shows a schematic diagram of a display device according to an embodiment of the present disclosure. As shown in Figure 7,
- the display apparatus 700 may include the programmable logic device-based data processing circuit 100 or the image data processing circuit 200 according to an embodiment of the present disclosure.
- the display device 700 provided by the embodiment of the present disclosure can be used in any product or component with a display function.
- Products or components with display functions include, but are not limited to: display panels, wearable devices, mobile phones, tablet computers, televisions, notebook computers, digital photo frames, navigators, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Electromagnetism (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Logic Circuits (AREA)
Abstract
Description
Claims (18)
- 一种基于可编程逻辑器件的数据处理装置,包括:至少一个功能电路,其被配置为对输入数据进行处理;以及至少一个电流平滑电路,其每一者与所述至少一个功能电路中的一者一一对应,并被配置为平滑因对应的功能电路的开启和关闭切换时导致的所述可编程逻辑器件的电流变化。
- 根据权利要求1所述的数据处理装置,其中,所述至少一个电流平滑电路包括:控制电路,其被配置为基于与所述电流平滑电路对应的功能电路的切换方式,生成驱动信号;以及冗余电路,其被配置为根据所述驱动信号进行操作,以平滑所述电流变化。
- 根据权利要求2所述的数据处理装置,其中,所述控制电路包括:译码控制字生成电路,其被配置为基于与所述电流平滑电路对应的功能电路的切换方式,生成控制字;以及译码电路,其被配置为基于所述控制字,生成所述驱动信号。
- 根据权利要求2或3所述的数据处理装置,其中,所述冗余电路包括的触发器的数量小于所述对应的功能电路中的触发器的数量。
- 根据权利要求4所述的数据处理装置,其中,所述冗余电路中的触发器的数量为所述对应的功能电路中的触发器的数量的1/N,其中,N为正整数。
- 根据权利要求5所述的数据处理装置,其中,N为16。
- 根据权利要求2至6中任意一项所述的数据处理装置,其中,所述冗余电路中的触发器被分为M组;所述驱动信号包括M个子驱动信号,其每一者用于驱动所述M组触发器中的相应的一组;其中,M为大于1的整数。
- 根据权利要求7所述的数据处理装置,其中,M为64。
- 根据权利要求3至8中任意一项所述的数据处理装置,进一步包括:确定电路,其被配置为确定将切换的功能电路及其切换方式,并将所获取的切换方式提供给与所述将切换的功能电路对应的电流平滑电路中的译码控制字生成电路;以及存储器,其被配置为存储所述冗余电路的操作频率,其中,所述冗余电路在所述操作频率下的功率与所述对应的功能电路的功率之间的差的绝对值与所述对应的功能电路的功率的比值在阈值范围内,其中,所述阈值范围为从0至10%。
- 根据权利要求1至9中任一项所述的数据处理装置,进一步包括:输入电路,其被配置为接收待处理的数据,并将所接收的数据传输给所述至少一个 功能电路;以及输出电路,其被配置为输出来自所述至少一个功能电路的数据。
- 根据权利要求10所述的数据处理装置,所述数据处理装置是图像数据处理装置,其中:所述输入电路包括:第一分辨率数据输入电路,其被配置为接收第一分辨率的图像数据,以及第二分辨率数据输入电路,其被配置为接收第二分辨率的图像数据,其中,所述第一分辨率小于所述第二分辨率;所述至少一个功能电路包括:转换电路,其被配置为将来自所述第一分辨率数据输入电路的第一分辨率的图像数据转换为第二分辨率的图像数据;以及图像处理电路,其被配置为对来自所述转换电路的第二分辨率的图像数据或来自第二分辨率数据输入电路的第二分辨率的图像数据进行图像处理;所述输出电路被配置为输出来自所述图像处理电路的图像数据;以及所述电流平滑电路被配置为平滑因所述转换电路的开启和关闭切换时导致的所述可编程逻辑器件的电流变化。
- 根据权利要求11所述的数据处理装置,其中,所述第一分辨率图像数据是4K图像数据,所述第二分辨率图像数据是8K图像数据。
- 一种显示装置,所述显示装置包括权利要求1至12中任一项所述的基于可编程逻辑器件的数据处理装置。
- 一种用于驱动如权利要求1至12中任一项所述的基于可编程逻辑器件的数据处理装置的方法,包括:确定所述至少一个功能电路中的将切换的功能电路及其切换方式;通过与所述将切换的功能电路对应的电流平滑电路,来平滑因所述功能电路的开启和关闭切换时导致的所述可编程逻辑器件的电流变化。
- 根据权利要求14所述的方法,其中,所述电流平滑电路包括控制电路和冗余电路,平滑因所述功能电路的开启和关闭切换时导致的所述可编程逻辑器件的电流变化,包括:响应于所述将切换的功能电路将由开启切换为关闭,在所述将切换的功能电路被关闭的同时,开启所述冗余电路,以使所述冗余电路的最大功率与所述将切换的电路的功率之间的差的绝对值与所述将切换的电路的功率的比值在阈值范围内,然后在预定时间内,逐渐降低所述冗余电路的功率;以及响应于所述将切换的功能电路将由关闭切换为开启,在所述将切换的功能电路开启之前的所述预定时间内,逐渐提高所述冗余电路的功率,以使所述冗余电路的功率与所述将切换的功能电路的功率之间的差的绝对值与所述将切换的电路的功率的比值在所述 阈值范围内,然后在所述将切换的功能电路被开启的同时关闭所述冗余电路。
- 根据权利要求15所述的方法,其中,所述冗余电路包括M组触发器,M为大于1的整数,其中,响应于所述将切换的功能电路将由开启切换为关闭,在所述将切换的功能电路被关闭的同时,所述M组触发器逐组地关闭直到所述M组触发器全部关闭;以及其中,响应于所述将切换的功能电路将由关闭切换为开启,所述M组触发器逐组地开启直到所述M组触发器全部开启。
- 一种用于设置如权利要求1至12中任一项所述的数据处理装置中的所述电流平滑电路的方法,其中,所述电流平滑电路包括冗余电路,所述方法包括通过以下方式设置所述冗余电路:确定与所述冗余电路对应的功能电路的功率;以及通过使所述冗余电路的最大功率与对应的功能电路的功率之间的差的绝对值与所述对应的功能电路的功率的比值在阈值范围内,来确定所述冗余电路中的触发器的数量和所述冗余电路的操作频率。
- 根据权利要求17所述的方法,其中,确定所述冗余电路中的触发器的数量和所述冗余电路的操作频率,包括:将所述冗余电路中的触发器的数量确定为所述对应的功能电路的中的触发器的数量的1/N,其中,N为正整数;以及通过使所述冗余电路的最大功率与所述对应的功能电路的功率之间的差的绝对值与所述对应的功能电路的功率的比值在所述阈值范围内确定所述冗余电路的操作频率,其中,所述阈值范围为从0至10%。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/254,397 US11455973B2 (en) | 2019-05-24 | 2020-04-27 | Programmable logic device-based data processing apparatus and driving method therefor, and display apparatus |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910441140.5A CN110164354B (zh) | 2019-05-24 | 2019-05-24 | 基于可编程逻辑器件的数据处理装置及其驱动方法和显示装置 |
CN201910441140.5 | 2019-05-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020238527A1 true WO2020238527A1 (zh) | 2020-12-03 |
Family
ID=67632742
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2020/087319 WO2020238527A1 (zh) | 2019-05-24 | 2020-04-27 | 基于可编程逻辑器件的数据处理装置及其驱动方法和显示装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11455973B2 (zh) |
CN (1) | CN110164354B (zh) |
WO (1) | WO2020238527A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110164354B (zh) | 2019-05-24 | 2022-06-10 | 京东方科技集团股份有限公司 | 基于可编程逻辑器件的数据处理装置及其驱动方法和显示装置 |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7215140B1 (en) * | 2003-05-30 | 2007-05-08 | Altera Corporation | Programmable logic device having regions of non-repairable circuitry within an array of repairable circuitry and associated configuration hardware and method |
CN101699732A (zh) * | 2009-10-30 | 2010-04-28 | 艾默生网络能源有限公司 | 一种变流器的故障控制方法 |
CN103516043A (zh) * | 2012-06-26 | 2014-01-15 | 华为技术有限公司 | 功率切换控制信号产生电路、双电源冗余供电系统及方法 |
KR20140008853A (ko) * | 2012-07-12 | 2014-01-22 | 한국원자력연구원 | Fpga에 기반한 이중화 제어장치 및 이중화 절체 방법 |
CN104809977A (zh) * | 2015-05-21 | 2015-07-29 | 京东方科技集团股份有限公司 | 显示面板的驱动方法、驱动装置和显示设备 |
CN108572376A (zh) * | 2018-03-12 | 2018-09-25 | 上海卫星工程研究所 | 一种自旋稳定气象卫星扫描同步器 |
CN108880537A (zh) * | 2018-06-07 | 2018-11-23 | 清华大学 | 高速串行通信中基于相位插值器的宽频时钟产生电路 |
CN109194213A (zh) * | 2018-09-27 | 2019-01-11 | 上海航天测控通信研究所 | 一种星载步进电机驱动电路的热备份控制电路 |
CN110164354A (zh) * | 2019-05-24 | 2019-08-23 | 京东方科技集团股份有限公司 | 基于可编程逻辑器件的数据处理装置及其驱动方法和显示装置 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000039864A (ja) * | 1998-07-24 | 2000-02-08 | Matsushita Electric Ind Co Ltd | 動画像表示方法及び動画像表示装置 |
FR2785104B1 (fr) * | 1998-10-21 | 2000-12-29 | Matra Marconi Space France | Dispositif d'alimentation electrique a generateur solaire et batterie |
JP4389306B2 (ja) * | 1999-10-21 | 2009-12-24 | ソニー株式会社 | スイッチング電源装置 |
JP4055679B2 (ja) * | 2003-08-25 | 2008-03-05 | セイコーエプソン株式会社 | 電気光学装置、電気光学装置の駆動方法及び電子機器 |
JP2005311591A (ja) * | 2004-04-20 | 2005-11-04 | Matsushita Electric Ind Co Ltd | 電流駆動装置 |
KR101142468B1 (ko) * | 2004-05-17 | 2012-05-16 | 소니 주식회사 | 전원장치 및 디스플레이장치 |
DE102010028149B4 (de) * | 2010-04-23 | 2015-02-19 | Puls Gmbh | Redundanzmodul mit Selbstversorgung des aktiven Entkoppelbauelements aus einer in weitem Bereich variablen und auch niedrigen Eingangsspannung |
CN102315806B (zh) * | 2010-07-06 | 2014-04-02 | 保定卓尔电气有限公司 | 直流电机平滑软启动装置 |
US8885399B2 (en) * | 2011-03-29 | 2014-11-11 | Nxp B.V. | Phase change memory (PCM) architecture and a method for writing into PCM architecture |
US8380147B2 (en) * | 2011-04-05 | 2013-02-19 | Em Microelectronic-Marin S.A. | Power amplifier circuit with means for tuning wave shape of ASK RF signal envelope, and method for implementing the power amplifier circuit |
CN202282637U (zh) * | 2011-07-15 | 2012-06-20 | 深圳麦格米特电气股份有限公司 | 一种平滑电源电池切换电路 |
TWI482138B (zh) * | 2012-12-04 | 2015-04-21 | Univ Nan Kai Technology | 用以多段啟動發光二極體之驅動電路 |
CN103079314B (zh) * | 2012-12-28 | 2015-05-20 | 电子科技大学 | 多路电流源切换装置 |
CN103702060B (zh) * | 2013-12-31 | 2016-03-09 | 京东方科技集团股份有限公司 | 超高清显示装置及视频信号转换方法 |
CN104410088B (zh) * | 2014-11-28 | 2017-12-15 | 国家电网公司 | 平滑切换电路 |
US10020876B2 (en) * | 2016-07-28 | 2018-07-10 | Spire Global Inc. | Systems and methods for command and control of satellite constellations |
CN109215595A (zh) * | 2018-10-11 | 2019-01-15 | 京东方科技集团股份有限公司 | 显示驱动方法、显示驱动装置、数据驱动电路及显示装置 |
-
2019
- 2019-05-24 CN CN201910441140.5A patent/CN110164354B/zh active Active
-
2020
- 2020-04-27 US US17/254,397 patent/US11455973B2/en active Active
- 2020-04-27 WO PCT/CN2020/087319 patent/WO2020238527A1/zh active Application Filing
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7215140B1 (en) * | 2003-05-30 | 2007-05-08 | Altera Corporation | Programmable logic device having regions of non-repairable circuitry within an array of repairable circuitry and associated configuration hardware and method |
CN101699732A (zh) * | 2009-10-30 | 2010-04-28 | 艾默生网络能源有限公司 | 一种变流器的故障控制方法 |
CN103516043A (zh) * | 2012-06-26 | 2014-01-15 | 华为技术有限公司 | 功率切换控制信号产生电路、双电源冗余供电系统及方法 |
KR20140008853A (ko) * | 2012-07-12 | 2014-01-22 | 한국원자력연구원 | Fpga에 기반한 이중화 제어장치 및 이중화 절체 방법 |
CN104809977A (zh) * | 2015-05-21 | 2015-07-29 | 京东方科技集团股份有限公司 | 显示面板的驱动方法、驱动装置和显示设备 |
CN108572376A (zh) * | 2018-03-12 | 2018-09-25 | 上海卫星工程研究所 | 一种自旋稳定气象卫星扫描同步器 |
CN108880537A (zh) * | 2018-06-07 | 2018-11-23 | 清华大学 | 高速串行通信中基于相位插值器的宽频时钟产生电路 |
CN109194213A (zh) * | 2018-09-27 | 2019-01-11 | 上海航天测控通信研究所 | 一种星载步进电机驱动电路的热备份控制电路 |
CN110164354A (zh) * | 2019-05-24 | 2019-08-23 | 京东方科技集团股份有限公司 | 基于可编程逻辑器件的数据处理装置及其驱动方法和显示装置 |
Also Published As
Publication number | Publication date |
---|---|
US11455973B2 (en) | 2022-09-27 |
CN110164354A (zh) | 2019-08-23 |
US20210272534A1 (en) | 2021-09-02 |
CN110164354B (zh) | 2022-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20160173103A1 (en) | Space-multiplexing dram-based reconfigurable logic | |
US20220247411A1 (en) | Clock-gating synchronization circuit and method of clock-gating synchronization | |
US5302866A (en) | Input circuit block and method for PLDs with register clock enable selection | |
TWI405408B (zh) | 可連續提供電源之切換控制方法及其相關裝置與電源供應系統 | |
US20110002417A1 (en) | Time-balanced multiplexer switching methods and apparatus | |
US9317639B1 (en) | System for reducing power consumption of integrated circuit | |
WO2020238527A1 (zh) | 基于可编程逻辑器件的数据处理装置及其驱动方法和显示装置 | |
US8988139B2 (en) | Self-selected variable power integrated circuit | |
US10551862B2 (en) | System on chip with different current setting modes | |
US20190089337A1 (en) | Flop Circuit with Integrated Clock Gating Circuit | |
US9000804B2 (en) | Integrated circuit device comprising clock gating circuitry, electronic device and method for dynamically configuring clock gating | |
US11675416B2 (en) | Cross-domain power control circuit | |
US11295651B2 (en) | Counter, pixel circuit, display panel and display device | |
US20120139603A1 (en) | Tunable delay cell apparatus | |
US20130200937A1 (en) | Delay line with cell by cell power down capability | |
US10949204B2 (en) | Microcontroller with configurable logic peripheral | |
US9093989B2 (en) | Clock signal generator module, integrated circuit, electronic device and method therefor | |
JP2002268471A (ja) | プログラマブルシーケンサ内蔵asic及び画像形成装置 | |
JP2010011226A (ja) | 半導体集積回路及びその制御方法 | |
US20140232583A1 (en) | Apparatus for generating digital thermometer codes | |
Salah | An area efficient multi-mode memory controller based on dynamic partial reconfiguration | |
CN105320400B (zh) | 管理电子装置虚拟控制界面的方法及其装置 | |
TWI776118B (zh) | 混合式輸出驅動器之高電壓及低電壓資料路徑及其操作方法 | |
US10938380B1 (en) | Method and apparatus for bias current trimming | |
CN110705192B (zh) | 一种fpga的输出功耗配置电路、系统及fpga |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20812830 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20812830 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205 DATED 25/01/2022) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20812830 Country of ref document: EP Kind code of ref document: A1 |