WO2020156007A1 - 驱动方法、驱动电路和显示装置 - Google Patents

驱动方法、驱动电路和显示装置 Download PDF

Info

Publication number
WO2020156007A1
WO2020156007A1 PCT/CN2019/130289 CN2019130289W WO2020156007A1 WO 2020156007 A1 WO2020156007 A1 WO 2020156007A1 CN 2019130289 W CN2019130289 W CN 2019130289W WO 2020156007 A1 WO2020156007 A1 WO 2020156007A1
Authority
WO
WIPO (PCT)
Prior art keywords
frame
data
transition
data frame
circuit
Prior art date
Application number
PCT/CN2019/130289
Other languages
English (en)
French (fr)
Inventor
纪飞林
陈伟
Original Assignee
惠科股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 惠科股份有限公司 filed Critical 惠科股份有限公司
Priority to US17/281,583 priority Critical patent/US11475815B2/en
Publication of WO2020156007A1 publication Critical patent/WO2020156007A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2018—Display of intermediate tones by time modulation using two or more time intervals
    • G09G3/2022—Display of intermediate tones by time modulation using two or more time intervals using sub-frames
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
    • G09G2340/0435—Change or adaptation of the frame rate of the video stream

Definitions

  • This application relates to the field of display technology, and in particular to a driving method, a driving circuit, and a display device.
  • PAL Phase Alteration Line
  • NTSC National Television Standards Committee
  • SECAM Sequentiel Couleur A Memoire
  • the data signal of PAL format such as the TV signal format is 25 frames per second, after the system chip (System on a Chip, SOC) decodes and multiplies the frequency, it is output to the display panel as a data frame of 50 frames per second, that is, 50 Hz (Hz) refresh rate; in NTSC format, the TV signal contains 30 frames per second, processed by SOC and output to the display panel as a data frame of 60 frames per second. The image is restored at a refresh rate of 60 Hz .
  • SOC System on a Chip
  • the refresh frequency of the SOC output is different, it means that the refresh frequency received by the display panel has a large change, and the screen flicker is prone to appear at this time.
  • the purpose of this application is to provide a driving method, a driving circuit and a display device.
  • This application discloses a driving method, including the steps:
  • the duration of one frame time of the first data frame is different from the duration of one frame time of the second data frame
  • the duration of one frame time of the transition frame is between one frame of the first data frame Between the duration of the time and the duration of one frame of the second data frame.
  • the application also discloses a driving circuit, the driving circuit comprising: a receiving circuit for receiving a data signal; a data frame generating circuit for receiving the data signal and converting to generate a corresponding data frame; according to the received data generated by the data frame generating circuit A transition frame generation circuit for generating a transition frame from a data signal of a frame; and a system conversion detection circuit; the system conversion detection circuit detects the data signal received by the receiving circuit, controls the data frame generation circuit to generate a data frame, and controls the transition The frame generation circuit generates a transition frame; when the standard conversion detection circuit detects that the received data signal is a data signal of the first standard, it controls the first data frame generated by the data frame generation circuit corresponding to the data signal of the first standard Driving the display panel; when the standard conversion detection circuit detects that the received data signal is switched from the data signal of the first standard to the data signal of the second standard, it controls the transition frame generating circuit to generate a transition frame to drive the display panel; Continue to use the second data frame corresponding to the data signal
  • the application also discloses a display device, which includes a display panel and the above-mentioned driving circuit.
  • this application introduces a transition frame when switching between two different systems, and the duration of one frame of the transition frame is less than that of the first data frame.
  • the frequency of the transition frame is controlled by the duration of one frame of the transition frame, so as to ensure that the frequency of the transition frame of each frame obtained is between two different.
  • FIG. 1 is a flowchart of a driving method of an embodiment of the present application
  • FIG. 2 is a schematic diagram of the structure of a display device and a driving circuit of an embodiment of the present application
  • FIG. 3 is a schematic diagram of the idle time of a transition frame according to an embodiment of the present application.
  • FIG. 4 is a schematic diagram of one frame duration of a first reference data frame according to an embodiment of the present application.
  • FIG. 5 is a schematic diagram of one frame duration of a second reference data frame according to an embodiment of the present application.
  • FIG. 6 is a schematic diagram of a specific implementation when a data signal system is switched according to an embodiment of the present application
  • FIG. 7 is a schematic diagram of the horizontal line scanning time of the transition frame being equal to the first data frame in an embodiment of the present application
  • FIG. 8 is a schematic diagram showing that the horizontal line scanning time of the transition frame is not equal to the first data frame according to an embodiment of the present application
  • FIG. 9 is a schematic diagram of an enable signal according to an embodiment of the present application.
  • FIG. 10 is a structural diagram of a display device and a driving circuit according to another embodiment of the present application.
  • first and second are only used for descriptive purposes, and cannot be understood as indicating relative importance or implicitly indicating the number of indicated technical features. Therefore, unless otherwise specified, the features defined with “first” and “second” may explicitly or implicitly include one or more of these features; “plurality” means two or more.
  • the term “comprising” and any variations thereof means non-exclusive inclusion, and one or more other features, integers, steps, operations, units, components, and/or combinations thereof may be present or added.
  • connection should be understood in a broad sense, for example, it can be a fixed connection, a detachable connection, or an integral connection; it can be a mechanical connection , It can also be electrical connection; it can be directly connected, it can also be indirectly connected through an intermediate medium, or the internal connection of two components.
  • connection should be understood in a broad sense, for example, it can be a fixed connection, a detachable connection, or an integral connection; it can be a mechanical connection , It can also be electrical connection; it can be directly connected, it can also be indirectly connected through an intermediate medium, or the internal connection of two components.
  • an embodiment of the present application discloses a driving method, including the steps:
  • S1 Receive a data signal of the first standard, generate a first data frame, and drive the display panel at a refresh frequency corresponding to the first data frame;
  • S2 Receive the data signal of the second standard, calculate and generate at least one transition frame according to the data signal of the first standard and the data signal of the second standard, and perform the display panel on the refresh frequency corresponding to the transition frame. drive;
  • the duration of one frame time of the first data frame is different from the duration of one frame time of the second data frame
  • the duration of one frame time of the transition frame is between one frame of the first data frame Between the duration of the time and the duration of one frame of the second data frame.
  • the display device 100 includes a display panel 110 and a driving circuit 120.
  • the driving circuit 120 drives the display panel 110, and the driving circuit 120 includes:
  • the receiving circuit 121 receives a data signal and converts it to generate a data frame generating circuit 122 corresponding to the data frame, a transition frame generating circuit 123 that generates a transition frame according to the received data signal, and a format conversion detection circuit 124;
  • the transition frame generating circuit 123 directly Connected to the receiving circuit 121, the data frame generating circuit 122 is directly connected to the receiving circuit 121, the standard conversion detection circuit detects the data signal received by the receiving circuit, and selectively controls the data frame generating circuit 122 to generate
  • the data frame or the transition frame generating circuit 123 is controlled to generate the transition frame to drive the display panel.
  • the standard conversion detection circuit detects that the received data signal is a data signal of the first standard, controlling the first data frame generated by the data frame generating circuit and corresponding to the data signal of the first standard to drive the display panel;
  • the system conversion detection circuit detects that the received data signal is switched from the data signal of the first system to the data signal of the second system, it controls to start the transition frame generating circuit, generates the transition frame, and drives the display panel; then continues to control the use of data
  • the second data frame corresponding to the data signal of the second standard generated by the frame generating circuit drives the display panel.
  • the driving circuit 120 also includes a system chip 125 and a timing control circuit 126.
  • the receiving circuit, the data frame generation circuit, the transition frame generation circuit, and the standard conversion detection circuit are all integrated on the system chip
  • the data frame generated by the data frame generating circuit and the transition frame generated by the transition frame generating circuit are sent to the timing control circuit to drive the display panel 110.
  • the standard of the TV signal is still taken as an example, such as the PAL system and the NTSC system.
  • the refresh frequency of the data frame driving the display panel generated by the data frame generating circuit of the display panel is The difference is that if there is a big difference between the refresh rate of the data frames generated by the two formats, when the format is switched, the difference between the two adjacent frames is too large, which will cause the screen to flicker and give people a sense of feeling The impact is greater, affecting the display effect and bringing a bad experience to people.
  • At least one transition frame is calculated and generated according to the received data signals of the two systems. Due to the different formats, the first data The duration of one frame time of the frame and the duration of one frame time of the second data frame are different, and the duration of one frame time of the generated transition frame is between the duration of one frame time of the first data frame and Between the duration of one frame of the second data frame, it is ensured that the frequency of the generated transition frame is between the frequencies of the two different standards, and the refresh frequency of the first data frame corresponding to the data signal of the first standard can be switched first The refresh frequency of the transition frame is switched from the refresh frequency of the transition frame to the refresh frequency of the first data frame corresponding to the data signal of the second standard. In this way, the difference in the refresh frequency between two adjacent frames is reduced, and the picture is not It will flicker because the refresh rate difference is too large, and the display effect of the display panel will become better.
  • some display panel drive circuits are also provided with a frequency lock circuit for protection.
  • the frequency lock circuit will trigger the frequency lock function If the input data signal is considered abnormal, the input of the data signal will be interrupted to protect the display panel. Therefore, for a frequency-locked display panel, when the format of the input data signal is converted, the generated transition frame is inserted, and the frequency difference between two adjacent frames is reduced, even if the frequency difference between the two formats is too large. , It may not cause false triggering of the frequency-locking circuit and avoid affecting the normal display of the display panel.
  • the first standard can be PAL or NTSC or other standards
  • the second standard can be PAL or NTSC or other standards.
  • the described data frame generation circuit decodes and multiplies the data signal received by the receiving circuit to generate a data frame.
  • the data frame uses different formats for input to display panels of different resolutions. For high definition (HD) and full High definition (Full High Definition, FHD), the data frame adopts LVDS (Low-Voltage Differential Signaling, low-voltage differential signal) signal format to input to the display panel, Ultra High-Definition (UHD) and above resolution, data
  • the frame is input to the display panel using a two-way television (video by one, VBO) signal format.
  • the duration of each frame time includes a line scan time (V-Active) and a line idle time ( V-Blank), the line scan time is the working time of the actual number of lines that the scan lines on the display panel are sequentially turned on.
  • the scan line number of the horizontal line of the current frame is recorded as Vactive;
  • the line idle time is the virtual time, which means there is no scan line work During the line idle time, the scan line does not work.
  • This time corresponds to the number of idle lines in the horizontal line of the current frame as Vblank, and the number of idle lines in the current frame horizontal line Vblank is the number of virtual lines.
  • the number of generated transition frames can be optionally set to at least 3 frames, as shown in FIG. 3, taking 3 transition frames as an example, the three transition frames are the first transition frame and the second frame.
  • the transition frame and the third frame transition frame if the refresh frequency of the data signal is switched from a lower frequency to a higher frequency (for example, from the PAL system to the NTSC system), the transition frame and the first data frame before and after the Together with the two data frames, the duration of one frame time is successively decreased, then the line scan time (V-Active) of each transition frame is equal, and the line idle time (V-Blank) of each transition frame is sequentially Decreasing.
  • the refresh frequency of the data signal is switched from a higher frequency to a lower frequency (for example, from NTSC to PAL, not shown in the figure)
  • the transition frame and the first data frame before and after the second data Frames together the duration of one frame time is sequentially increased, then the line scan time (V-Active) of each transition frame is equal, and the line idle time (V-Blank) of each transition frame is sequentially increased.
  • the line scan time of the transition frame can be equal to the line scan time of the first data frame or the second data frame, and we can select the data frame with the shorter one frame time in the first data frame and the second data frame As the reference as the first reference data frame.
  • the line scan time of the transition frame is equal to the line scan time of the first reference data frame; the line idle time of the transition frame is greater than the line idle time of the first reference data frame
  • the signal transmission frequency of the transition frame is equal to the signal transmission frequency of the first reference data frame, so we can make the duration of one frame time of the generated transition frame be within the one frame time of the first data frame Between the duration of and the duration of one frame of the second data frame.
  • Each of the transition frames includes the number of horizontal scan lines corresponding to the line scan time, and parameter information about the number of horizontal idle lines corresponding to the line idle time;
  • the first reference data frame includes the horizontal line corresponding to the line scan time The number of scanning lines and the parameter information of the number of horizontal idle lines corresponding to the line idle time;
  • the number of horizontal idle lines of the transition frame is greater than the number of horizontal idle lines of the first reference data frame;
  • the horizontal lines of the transition frame The number of scanning lines is equal to the number of horizontal scanning lines of the first data frame and the second data frame. Since the opening time of each scan line is relatively determined, the horizontal scan line number and the horizontal idle line number can relatively determine the line scan time and the line idle time.
  • the line scan time of the transition frame is equal to the line scan time of the second reference data frame; the line idle time of the transition frame is less than the line idle time of the second reference data frame
  • the signal transmission frequency of the transition frame is equal to the signal transmission frequency of the second reference data frame, so that the duration of one frame time of the generated transition frame is within the one frame time of the first data frame Between the duration of and the duration of one frame of the second data frame.
  • the line idle time of each transition frame is greater than the time length of the data frame of the shorter line idle time in the first data frame and the second data frame, so that the two systems are switched through the transition frame to reduce the switching between the two frames
  • Vtotal Vactive+Vblank
  • F is the frequency of the current frame
  • DCLK is the signal transmission frequency of the current frame
  • the signal transmission frequency determines the signal transmission speed.
  • Vtotal is the total number of horizontal lines in the current frame
  • Htotal is the total number of vertical lines in the current frame
  • Vactive is the current frame horizontal lines.
  • Vblank is the number of idle lines in the horizontal line of the current frame
  • Hactive is the number of vertical lines in the current frame
  • Hblank is the number of idle lines in the vertical line of the current frame.
  • the number of frames of the generated transition frame can be optionally set to be 2 to 5 frames, and the refresh frequency of each transition frame can be calculated according to the number of frames set in the transition frame; where In the last frame of the first data frame, the transition frame, and the first frame of the second data frame, the frequency difference between any two adjacent frames is equal.
  • the difference between the frequencies of adjacent transition frames may be a certain value, in the last frame of the first data frame, the transition frame, and the first frame of the second data frame ,
  • the frequency of any two adjacent frames increases or decreases in sequence with the fixed value. If the frequency of the first system is greater than the frequency of the second system, when the first system is switched to the second system, the transition frame frequency increases sequentially.
  • the second standard is switched to the first standard, and the transition frames are successively decreased.
  • the difference between the frequencies of adjacent transition frames is a variable value, and it is also possible for the difference to become larger or smaller in sequence.
  • the number of transition frames may be 2, 3, 4, or 5 frames.
  • the selection of the number of transition frames mainly refers to the refresh frequency of the first data frame corresponding to the data signal of the first standard and the second standard.
  • the data signal corresponds to the difference of the refresh frequency of the first data frame.
  • the difference of the refresh frequency of the data frame of the PAL system and the NTSC system For 10 Hz, the number of transition frames can be selected from 2 to 5 frames. The number of transition frames is used to select the refresh rate difference between two adjacent transition frames.
  • the refresh frequency of the transition frame and the refresh frequency of the first data frame corresponding to the data signal of the first standard or the refresh frequency of the second data frame corresponding to the data signal of the second standard may still be quite different ,
  • the display panel may still show a slight flicker, and if it exceeds 5 frames, although the refresh frequency between each frame becomes smaller, the longer switching time may also affect the display effect.
  • first preset the refresh frequency difference between two adjacent transition frames refer to the refresh frequency of the first data frame corresponding to the data signal of the first standard and the second data corresponding to the data signal of the second standard.
  • the refresh frequency of the frame is calculated according to the difference to get the specific number of frames.
  • the difference between the refresh frequencies of any two adjacent frames is a certain value, which can be Select settings from 1 Hz to 4 Hz to generate the refresh rate of each transition frame.
  • the number of transition frames is also different.
  • our fixed value can also be 4 Hz or more.
  • the refresh rate of PAL system drive display panel is 60Hz, and the refresh rate of NTSC system drive display panel is 50Hz.
  • the recommended fixed value is 2 Hz (Hz)
  • each frame The refresh frequency of the transition frame is increased or decreased by 2 Hz.
  • the frequency difference of the transition frame is generally set at 2 Hz.
  • the switching is completed in 5 frames, and the frequency of each frame is 50 Hz, 52 Hz, 54 Hz, 56 Hz , 58Hz, 60Hz
  • the switching is completed in 5 frames, and the frequency of each frame is 60Hz, 58Hz, 56Hz, 54Hz, 52Hz, 50Hz.
  • the frequency difference during switching is small, and the signal can be output smoothly. Will not affect the display screen.
  • UHD resolution (3840*2160), that is, 4K resolution: equivalent to 4 times the data volume of FHD resolution.
  • 8K resolution (7680*4320): equivalent to 4 times the data volume of UHD resolution. Only the HD and FHD resolution transmission methods are listed here.
  • Frame 1 (the last frame of PAL format):
  • Frame 2 (the first frame of the transition frame):
  • Frame 3 (the second frame of the transition frame):
  • Frame 4 (the third frame of the transition frame):
  • Frame 5 (the fourth frame of the transition frame):
  • Frame 6 (the last frame of the NSTC system):
  • the line scanning time of each transition frame is neither equal to the line scanning time of the data frame of the first standard nor equal to the line scanning time of the data frame of the second standard.
  • the line scan time of the transition frame is shorter than the line scan time of the data frame of the first standard, and is greater than the line scan time of the data frame of the second standard. The length of time.
  • step S2 a corresponding transition frame including an enable signal (DE) and a picture data signal (Data) is also generated.
  • TH1 is the time of one horizontal line
  • the corresponding picture data signal is valid
  • DE is low level
  • the corresponding picture data signal is invalid.
  • the signal transmission frequency of the enable signal (DE) and the picture data signal (data) is the same.
  • DCLK signal transmission frequency
  • the data of 1 pixel (pixel) of a frame of picture will be transmitted, when the transition frame
  • the refresh frequency is changed, the period of DE and Data will also be prolonged, the time corresponding to each frame will be prolonged, and the cycle time of the picture data signal transmitted to the display panel will be prolonged.
  • the above embodiment shows the driving steps for switching from PAL system to NTSC system. If the NTSC system switches to the PAL system, the above steps are reversed.
  • the transition frame generating circuit 123 can be directly connected to the receiving circuit 121 to obtain the data signal.
  • a driving circuit applying the above driving method is provided.
  • the transition frame generating circuit 123 It can also be connected to the receiving circuit 121 through the data frame generating circuit 122, receiving the data signal of the data frame generated by the data frame generating circuit 122 to generate a transition frame, and the format conversion detecting circuit 124 detects the data signal received by the receiving circuit 121, and directly
  • the data frame generation circuit 122 is controlled to drive the display panel, or the data frame generation circuit 122 generates a data frame signal and outputs it to the transition frame generation circuit 123 to generate a transition frame to drive the display panel.
  • the standard conversion detection circuit 124 When the standard conversion detection circuit 124 detects that the received data signal is a data signal of the first standard, it controls the display panel to be driven by the data frame generation circuit 122 and the first data frame; when the standard conversion detection circuit 124 detects the reception When the data signal is switched from the data signal of the first standard to the data signal of the second standard, the transition frame generation circuit 123 is controlled to start, and the transition frame generation circuit 123 receives the data signal of the data frame generated by the data frame generation circuit 122 to generate a transition frame , To drive the display panel, and then continue to control to drive the display panel using the second data frame generated by the data frame generating circuit 122.
  • the technical solution of the present application can be widely used in various display panels, such as twisted nematic (TN) display panels, in-plane switching (IPS) display panels, and vertical alignment (Vertical Alignment, VA) display panels.
  • Display panels Multi-Domain Vertical Alignment (MVA) display panels, of course, can also be other types of display panels, such as Organic Light-Emitting Diode (OLED) display panels, either Apply the above scheme.
  • TN twisted nematic
  • IPS in-plane switching
  • VA Vertical Alignment
  • Display panels Multi-Domain Vertical Alignment (MVA) display panels, of course, can also be other types of display panels, such as Organic Light-Emitting Diode (OLED) display panels, either Apply the above scheme.
  • OLED Organic Light-Emitting Diode

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

本申请公开了一种驱动方法、驱动电路和显示装置，驱动方法包括步骤：接收第一制式的数据信号，生成第一数据帧，以第一数据帧的刷新频率对显示面板进行驱动；接收第二制式的数据信号，根据所述第一制式的数据信号和第二制式的数据信号，计算生成至少一帧过渡帧，以过渡帧对应的刷新频率对显示面板进行驱动；过渡帧的一帧时间的时长介于第一数据帧的一帧时间的时长和第二数据帧的一帧时间的时长之间。

Description

驱动方法、驱动电路和显示装置
本申请要求于2019年1月29日提交中国专利局，申请号为CN201910086148.4，申请名称为“一种驱动方法、驱动模块和显示装置”的中国专利申请的优先权，其全部内容通过引用结合在本申请中。
技术领域
本申请涉及显示技术领域，尤其涉及一种驱动方法、驱动电路和显示装置。
背景技术
这里的陈述仅提供与本申请有关的背景信息，而不必然地构成现有技术。
全球范围内的电视制式主要有逐行倒相制(Phase Alteration Line，PAL)、国家电视标准委员会制(National Television Standards Committee，NTSC)和塞康制(Sequentiel Couleur A Memoire，SECAM)这三大类，其中常用的为PAL制式和NTSC制式。PAL制式的数据信号，如电视信号格式是每秒25帧画面，经系统芯片(System on a Chip，SOC)解码倍频处理后输出给显示面板为每秒50帧的数据帧画面，即50赫兹(Hz)的刷新频率；在NTSC制式中，电视信号则包含了每秒30帧的画面，经SOC处理后输出给显示面板为每秒60帧的数据帧画面，以60Hz的刷新频率进行图像还原。
当PAL制切换到NTSC制时，或者NTSC制切换到PAL制，由于SOC输出的刷新频率相差较大，也就意味着显示面板接收到的刷新频率有较大变动，此时容易出现画面闪烁。
发明内容
本申请的目的是提供一种驱动方法、驱动电路和显示装置。
本申请公开了一种驱动方法，包括步骤：
接收第一制式的数据信号，生成第一数据帧，以所述第一数据帧对应的刷新频率对显示面板进行驱动；
接收第二制式的数据信号，根据所述第一制式的数据信号和所述第二制式的数据信号，计算生成至少一帧过渡帧，以所述过渡帧对应的刷新频率对显示面板进行驱动；
继续接收第二制式的数据信号，生成第二数据帧，以所述第二数据帧对应的刷新频率对显示面板进行驱动；
其中，所述第一数据帧的一帧时间的时长和所述第二数据帧的一帧时间的时长不同，所述过渡帧的一帧时间的时长介于所述第一数据帧的一帧时间的时长和所述第二数据帧的一 帧时间的时长之间。
本申请还公开了一种驱动电路，所述驱动电路包括：接收数据信号的接收电路；接收数据信号并转换生成对应数据帧的数据帧生成电路；根据接收的所述数据帧生成电路生成的数据帧的数据信号生成过渡帧的过渡帧生成电路；以及制式转换检测电路；所述制式转换检测电路检测所述接收电路接收的数据信号，控制所述数据帧生成电路生成数据帧以及控制所述过渡帧生成电路生成过渡帧；所述制式转换检测电路检测到接收的数据信号为第一制式的数据信号时，控制所述数据帧生成电路生成的与第一制式的数据信号对应的第一数据帧对显示面板进行驱动；所述制式转换检测电路检测到接收的数据信号从第一制式的数据信号切换为第二制式的数据信号时，控制所述过渡帧生成电路生成过渡帧驱动显示面板；之后继续使用数据帧生成电路生成的与所述第二制式的数据信号对应的第二数据帧对显示面板进行驱动。
本申请还公开了一种显示装置，包括显示面板以及如上所述的驱动电路。
相对于两个不同制式直接切换的方案来说，本申请在两个不同制式切换的时候，引入一个过渡帧，过渡帧的一帧时间的时长介于所述第一数据帧的一帧时间的时长和所述第二数据帧的一帧时间的时长之间，通过过渡帧的一帧的时长来控制过渡帧的频率大小，如此确保得到的每一帧的过渡帧的频率介于两个不同制式切换时的频率之间，如此相邻的两帧之间的刷新频率的差值减少，防止切换时频率相差太大，画面不会因为刷新频率差值过大而闪烁，显示面板的显示效果会变得更好。
附图说明
所包括的附图用来提供对本申请实施例的进一步的理解，其构成了说明书的一部分，用于例示本申请的实施方式，并与文字描述一起来阐释本申请的原理。显而易见地，下面描述中的附图仅仅是本申请的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动性的前提下，还可以根据这些附图获得其他的附图。在附图中：
图1是本申请的一实施例的驱动方法的流程图；
图2是本申请的一实施例的显示装置及驱动电路的结构示意图；
图3是本申请的一实施例的过渡帧空闲时间的示意图；
图4是本申请的一实施例的第一基准数据帧的一帧时长的示意图；
图5是本申请的一实施例的第二基准数据帧的一帧时长的的示意图；
图6是本申请的一实施例的一种数据信号制式切换时的具体实现的示意图；
图7是本申请的一实施例的过渡帧的水平行扫描时间与第一数据帧相等的示意图；
图8是本申请的一实施例的过渡帧的水平行扫描时间与第一数据帧不相等的示意图；
图9是本申请的一实施例的使能信号的示意图；
图10是是本申请的另一实施例的显示装置及驱动电路的结构示意图。
具体实施方式
需要理解的是，这里所使用的术语、公开的具体结构和功能细节，仅仅是为了描述具体实施例，是代表性的，但是本申请可以通过许多替换形式来具体实现，不应被解释成仅受限于这里所阐述的实施例。
在本申请的描述中，术语“第一”、“第二”仅用于描述目的，而不能理解为指示相对重要性，或者隐含指明所指示的技术特征的数量。由此，除非另有说明，限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个该特征；“多个”的含义是两个或两个以上。术语“包括”及其任何变形，意为不排他的包含，可能存在或添加一个或更多其他特征、整数、步骤、操作、单元、组件和/或其组合。
另外，“中心”、“横向”、“上”、“下”、“左”、“右”、“竖直”、“水平”、“顶”、“底”、“内”、“外”等指示的方位或位置关系的术语，是基于附图所示的方位或相对位置关系描述的，仅是为了便于描述本申请的简化描述，而不是指示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作，因此不能理解为对本申请的限制。
此外，除非另有明确的规定和限定，术语“安装”、“相连”、“连接”应做广义理解，例如可以是固定连接，也可以是可拆卸连接，或一体地连接；可以是机械连接，也可以是电连接；可以是直接相连，也可以通过中间媒介间接相连，或是两个元件内部的连通。对于本领域的普通技术人员而言，可以根据具体情况理解上述术语在本申请中的具体含义。
下面参考附图和可选的实施例对本申请作详细说明。
如图1所示，本申请实施例公开了一种驱动方法，包括步骤：
S1：接收第一制式的数据信号，生成第一数据帧，以所述第一数据帧对应的刷新频率对显示面板进行驱动；
S2：接收第二制式的数据信号，根据所述第一制式的数据信号和所述第二制式的数据信号，计算生成至少一帧过渡帧，以所述过渡帧对应的刷新频率对显示面板进行驱动；
S3：继续接收第二制式的数据信号，生成第二数据帧，以所述第二数据帧对应的刷新频率对显示面板进行驱动；
其中，所述第一数据帧的一帧时间的时长和所述第二数据帧的一帧时间的时长不同，所述过渡帧的一帧时间的时长介于所述第一数据帧的一帧时间的时长和所述第二数据帧的一帧时间的时长之间。
图2示出了对应的显示装置和驱动电路的结构，显示装置100包括显示面板110以及驱动电路120，所述驱动电路120驱动所述显示面板110，所述驱动电路120包括：接收数据 信号的接收电路121，接收数据信号并转换生成对应数据帧的数据帧生成电路122，根据接收的数据信号生成过渡帧的过渡帧生成电路123，以及制式转换检测电路124；所述过渡帧生成电路123直接与所述接收电路121连接，所述数据帧生成电路122直接与接收电路121连接，所述制式转换检测电路检测所述接收电路接收的数据信号，选择性的控制所述数据帧生成电路122生成数据帧或控制所述过渡帧生成电路123生成过渡帧对显示面板进行驱动。
当所述制式转换检测电路检测到接收的数据信号为第一制式的数据信号时，控制所述数据帧生成电路生成的与第一制式的数据信号对应的第一数据帧对显示面板进行驱动；当所述制式转换检测电路检测到接收的数据信号从第一制式的数据信号切换为第二制式的数据信号时，控制启动过渡帧生成电路，生成过渡帧，驱动显示面板；之后继续控制使用数据帧生成电路生成的与第二制式的数据信号对应的第二数据帧对显示面板进行驱动。
所述驱动电路120还包括有系统芯片125和时序控制电路126，所述接收电路、所述数据帧生成电路、所述过渡帧生成电路和所述制式转换检测电路均集成在所述系统芯片上，所述数据帧生成电路生成的数据帧以及过渡帧生成电路生成的过渡帧发送给所述时序控制电路，驱动所述显示面板110。
在数据信号从第一制式到第二制式进行切换时，仍以电视信号的制式为例，例如PAL制和NTSC制，显示面板的数据帧生成电路生成的驱动显示面板的数据帧的刷新频率是不一样的，如果两个制式生成的数据帧的刷新频率之间的差异较大，在制式切换的时候，相邻的两帧之间的变化差异太大，会造成画面闪烁，给人的感官影响较大，影响显示效果，给人带来不好的体验。为了避免制式切换时两个刷新频率值相差太大，在两个制式的数据信号切换时，根据接收到的两个制式的数据信号，计算生成至少一帧过渡帧，由于制式不同,第一数据帧的一帧时间的时长和所述第二数据帧的一帧时间的时长是不同的，而生成的过渡帧的一帧时间的时长介于所述第一数据帧的一帧时间的时长和所述第二数据帧的一帧时间的时长之间，确保生成的过渡帧的频率在两种不同制式的频率之间，第一制式的数据信号对应的第一数据帧的刷新频率可以先切换到过渡帧的刷新频率，再由过渡帧的刷新频率切换到第二制式的数据信号对应的第一数据帧的刷新频率，如此相邻的两帧之间的刷新频率的差值减少，画面不会因为刷新频率差值过大而闪烁，显示面板的显示效果会变得更好。
另外，有一些显示面板的驱动电路内还设置有保护用的锁频电路，当所述数据信号的信号频率波动较大,即大于预设阈值时，所述锁频电路就会触发锁频功能，认为输入的数据信号异常，会中断数据信号的输入以对显示面板进行保护。因此，对于有锁频的显示面板，输入的数据信号的制式进行转换时，插入生成的过渡帧，相邻的两帧之间的频率的差值减少，即使两种制式对应的频率差异太大，也可能不会导致锁频电路的误触发，避免影响显示面板正常显示。
当然，所述的第一制式可以是PAL制或NTSC制或其他制式，第二制式可以是PAL制或NTSC制或其他制式。所述的数据帧生成电路将接受电路接收的数据信号进行解码和倍频以生成数据帧,数据帧对不同的解析度的显示面板采用不同格式进行输入,对于高清(High Definition,HD)和全高清(Full High Definition，FHD)，数据帧采用LVDS(Low-Voltage Differential Signaling,低电压差分信号)信号格式输入到入到显示面板,超高清(Ultra High-Definition，UHD)及以上解析度，数据帧使用双向电视(video by one，VBO)信号格式输入到显示面板。
其中,对于一帧数据帧来说,不论是第一数据帧,还是第二数据帧,还是过渡帧,每一帧时间的时长都包括一个行扫描时间(V-Active)和一个行空闲时间(V-Blank)，行扫描时间是显示面板上的扫描线依次开启的实际行数的工作时间，当前帧水平行的扫描行数记为Vactive；行空闲时间是虚拟的时间,是没有扫描线工作的时间,在行空闲时间内，扫描线都不工作，这个时间对应一当前帧水平行的空闲行数记为Vblank，此当前帧水平行的空闲行数Vblank为虚拟行数。
具体的,我们可针对行空闲时间做出调整来改变每一帧过渡帧的时长。在步骤S2中：所述生成的过渡帧的帧数可选择设置至少为3帧，如图3所示，以3帧过渡帧为例，三帧过渡帧分别第一帧过渡帧、第二帧过渡帧以及第三帧过渡帧，若所述的数据信号的刷新频率从较低频向较高频切换(如从PAL制式转向NTSC制式)，所述过渡帧与其前后的第一数据帧，第二数据帧一起，其一帧时间的时长是依次递减的，则每个所述过渡帧的行扫描时间(V-Active)相等，每个所述过渡帧的行空闲时间(V-Blank)依次递减。而若所述的数据信号的刷新频率从较高频向较低频切换(如从NTSC制式转向PAL制式，图中未示出)，所述过渡帧与其前后的第一数据帧，第二数据帧一起，其一帧时间的时长是依次递增的，则每个所述过渡帧的行扫描时间(V-Active)相等，每个所述过渡帧的行空闲时间(V-Blank)依次递增。
所述过渡帧的行扫描时间可以与第一数据帧或第二数据帧的行扫描时间相等，我们可选择所述第一数据帧和第二数据帧中一帧时间的时长较短的数据帧为基准作为第一基准数据帧。如图4所示，所述过渡帧的行扫描时间与所述第一基准数据帧的行扫描时间的时长相等；所述过渡帧的行空闲时间大于所述第一基准数据帧的行空闲时间的时长，所述过渡帧的信号传输频率等于所述第一基准数据帧的信号传输频率，如此我们可以使得生成的过渡帧的一帧时间的时长介于所述第一数据帧的一帧时间的时长和所述第二数据帧的一帧时间的时长之间。
其中每一帧过渡帧包括有行扫描时间对应的水平行扫描行数，以及行空闲时间对应的水平行空闲行数的参数信息；所述第一基准数据帧包括有行扫描时间对应的水平行扫描行数， 以及行空闲时间对应的水平行空闲行数的参数信息；所述过渡帧的水平行空闲行数大于所述第一基准数据帧的水平空闲行数；所述过渡帧的水平行扫描行数等于所述第一数据帧和第二数据帧的水平行扫描行数。由于每一行扫描线打开的时间是相对确定的，通过水平行扫描行数和水平行空闲行数，可以相对确定行扫描时间与行空闲时间。
当然，也可以以所述第一数据帧和第二数据帧中一帧时间的时长较长的数据帧为基准作为第二基准数据帧。如图5所示，所述过渡帧的行扫描时间与所述第二基准数据帧的行扫描时间的时长相等；所述过渡帧的行空闲时间小于所述第二基准数据帧的行空闲时间的时长，所述过渡帧的信号传输频率等于所述第二基准数据帧的信号传输频率，如此也可以使得生成的过渡帧的一帧时间的时长介于所述第一数据帧的一帧时间的时长和所述第二数据帧的一帧时间的时长之间。
每个所述过渡帧的行空闲时间大于第一数据帧和第二数据帧中较短的行空闲时间的数据帧的时长，如此两种制式切换通过过渡帧来切换，降低两帧之间切换时的频率差值，具体分析计算可以参考以下公式：
F＝DCLK/(Vtotal*Htotal)；
Vtotal＝Vactive+Vblank；
Htotal＝Hactive+Hblank。
其中，F为当前帧的频率，DCLK为当前帧的信号传输频率，信号传输频率决定信号传输速度，Vtotal为当前帧的水平行总数，Htotal为当前帧的垂直行总数，Vactive为当前帧水平行的扫描行数，Vblank为当前帧水平行的空闲行数，Hactive为当前帧垂直行的扫描行数，Hblank为当前帧垂直行的空闲行数。
另外,在所述步骤S2中，所述生成的过渡帧的帧数可选的设置为2帧至5帧，根据过渡帧设置的帧数，可以计算得到每一帧过渡帧的刷新频率；其中，在所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧中，任意相邻的两帧之间的频率的差值相等。
需要说明的是，相邻的过渡帧的频率之间的差值可以为一定值，在所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧中，任意相邻的两帧的频率以所述定值依次递增或递减，若第一制式的频率大于第二制式的频率时，当第一制式切换到第二制式，过渡帧频率依次递增，当第二制式切换到第一制式，过渡帧依次递减。相邻的过渡帧的频率之间的差值为一变值，所述差值依次变大或变小也是可以的。
所述过渡帧的帧数可以为2帧、3帧、4帧或者5帧，过渡帧的数量的选择主要参考第一制式的数据信号对应的第一数据帧的刷新频率和第二制式之间的数据信号对应的第一数据帧的刷新频率的差值来设定，如图6所示，仍以PAL制和NTSC制为例来说，PAL制和NTSC制的数据帧的刷新频率差值为10赫兹，过渡帧的数量就可以选择在2帧至5帧中的4 帧的数量，根据过渡帧的数量来选择相邻的两个过渡帧之间的刷新频率的差值，如果过渡帧的帧数小于2帧，那么过渡帧的刷新频率与第一制式的数据信号对应的第一数据帧的刷新频率或者第二制式的数据信号对应的第二数据帧的刷新频率可能还是相差较大，显示面板可能还是会出现轻微的闪烁现象，而如果超过5帧，虽然说每一帧之间的刷新频率变小了，但是切换时间较长可能也会影响显示效果。
当然，先预设好相邻的两帧过渡帧之间的刷新频率的差值，参考第一制式的数据信号对应的第一数据帧的刷新频率与第二制式的数据信号对应的第二数据帧的刷新频率，根据差值计算得到具体的帧数。比如，所述第一数据帧的最后一帧、所述过渡帧以及所述第二数据帧的第一帧中，任意相邻的两帧的刷新频率的差值为一定值，此定值可在1赫兹至4赫兹中选择设置，生成各过渡帧的刷新频率。对于不同的差值，过渡帧的帧数也是不同的。当然如果能够显示面板适应频率相差较大的刷新频率的切换，那么我们定值也可以是4赫兹以上。
以PAL制和NTSC制之间的切换为例，PAL制驱动显示面板的刷新频率为60Hz，NTSC制驱动显示面板的刷新频率为50Hz，建议定值取值为2赫兹(Hz)，每一帧过渡帧的刷新频率以2赫兹进行递增或者递减，过渡帧的频率差一般设置在2Hz，当NTSC制切换到PAL制时，分5帧完成切换，每帧的频率为50Hz、52Hz、54Hz、56Hz、58Hz、60Hz，当PAL制切换到NTSC制时，分5帧完成切换，每帧的频率为60Hz、58Hz、56Hz、54Hz、52Hz、50Hz，切换时频率相差较小，信号可以平稳的输出，不会影响显示画面。
参考图7，下面以一个具体的从PAL制切换到NTSC制，高清和全高清解析度的实例计算分析。在PAL制下：
HD解析度(1366*768)时：Vactive＝768,Vblank＝38，则Vtotal＝806；Hactive＝1366,Hblank＝194,则Htotal＝Vactive+Vtotal＝1560。
FHD解析度(1920*1080)时：Vactive＝1080,Vblank＝45，则Vtotal＝Vactive+Vtotal＝1125；Hactive＝960,Hblank＝140,则Htotal＝1100。
UHD解析度(3840*2160)，即4K解析度:相当于4倍FHD解析度的数据量。
8K解析度(7680*4320):相当于4倍UHD解析度的数据量。在此只列举出HD及FHD解析度的传输方式。
具体的，我们分5次改变Vtotal是值，使得每帧的频率为50Hz→52Hz→54Hz→56Hz→58Hz→60Hz，实现刷新频率以2hz的差值从50Hz切换到60Hz，在此切换过程中，计算各过渡帧的水平行总数值的过程中，步骤如下：
第1帧(PAL制式的最后一帧)：
HD解析度：Vtotal＝75441600/50/1560＝967.2,
取整967，则Vblank＝967-768＝199；
FHD解析度：Vtotal＝74250000/50/1100＝1350；
则Vblank＝1350-1080＝270；
第2帧(过渡帧的第一帧)：
HD解析度：Vtotal＝75441600/52/1560＝930,
则Vblank＝930-768＝162；
FHD解析度：Vtotal＝74250000/52/1100＝1298.07；
取整1298，则Vblank＝1298-1080＝218；
第3帧(过渡帧的第二帧)：
HD解析度：Vtotal＝75441600/54/1560＝895.56,
取整896，则Vblank＝896-768＝128；
FHD解析度：Vtotal＝74250000/54/1100＝1250；
则Vblank＝1250-1080＝170；
第4帧(过渡帧的第三帧)：
HD解析度：Vtotal＝75441600/56/1560＝863.57,
取整864，则Vblank＝864-768＝97；
FHD解析度：Vtotal＝74250000/56/1100＝1205.36；
取整1205，则Vblank＝1205-1080＝125；
第5帧(过渡帧的第四帧)：
HD解析度：Vtotal＝75441600/58/1560＝833.79,
取整834，则Vblank＝834-768＝66；
FHD解析度：Vtotal＝74250000/58/1100＝1163.79；
取整1164，则Vblank＝1164-1080＝84；
第6帧(NSTC制式的最后一帧)：
HD解析度：Vtotal＝75441600/60/1560＝806，则Vblank＝806-768＝38；
FHD解析度：Vtotal＝74250000/60/1100＝1125，则Vblank＝1125-1080＝45。
当然，每个所述过渡帧的行扫描时间既不等于所述第一制式的数据帧的行扫描时间的时长，也不等于所述第二制式的数据帧的行扫描时间的时长，对于本申请来说也是可以的，如图8所示，所述的过渡帧的行扫描时间小于所述第一制式的数据帧的行扫描时间的时长，大于所述第二制式的数据帧的行扫描时间的时长。
在S2步骤中还生成对应的包括有使能信号(DE)和画面数据信号(Data)的过渡帧。如图9所示，其中TH1为水平一行的时间，当DE为高电平1时，对应的画面数据信号有效，当DE为低电平0时，对应的画面数据信号无效。使能信号(DE)和画面数据信号(data) 的信号传输频率是一致的，在一个信号传输频率(DCLK)周期内，会传输1帧画面的1个像素(pixel)的数据，当过渡帧的刷新频率发生改变时，如此DE和Data的周期也会延长，对应每一帧的时间也延长了，传输给显示面板的画面数据信号的周期时间也会延长。
上述实施例示出了是PAL制到NTSC制切换的驱动步骤，若NTSC制切换PAL制，则上述步骤相反。
过渡帧生成电路123可以直接连接到接收电路121获得数据信号，当然，作为本申请的另一实施例，提供了一种应用上述驱动方法的驱动电路，如图10所示，过渡帧生成电路123也可以通过数据帧生成电路122与接收电路121连接，接收数据帧生成电路122生成的数据帧的数据信号生成过渡帧，所述制式转换检测电路124检测所述接收电路121接收的数据信号，直接控制数据帧生成电路122对显示面板进行驱动，或通过数据帧生成电路122生成数据帧的信号输出给过渡帧生成电路123生成过渡帧对显示面板进行驱动。
当制式转换检测电路124检测到接收的数据信号为第一制式的数据信号时，控制使用数据帧生成电路122生成的与第一数据帧对显示面板进行驱动；当制式转换检测电路124检测到接收的数据信号从第一制式的数据信号切换为第二制式的数据信号时，控制启动过渡帧生成电路123，过渡帧生成电路123接收数据帧生成电路122生成的数据帧的数据信号而生成过渡帧，驱动显示面板，之后继续控制使用数据帧生成电路122生成的与第二数据帧对显示面板进行驱动。
需要说明的是，在不相互冲突的前提下，本申请的技术方案可以进行结合应用，本方案中涉及到的各步骤的限定，在不影响具体方案实施的前提下，并不认定为对步骤先后顺序做出限定，写在前面的步骤可以是在先执行的，也可以是在后执行的，甚至也可以是同时执行的，只要能实施本方案，都应当视为属于本申请的保护范围。
本申请的技术方案可以广泛用于各种显示面板，如扭曲向列型(Twisted Nematic，TN)显示面板、平面转换型(In-Plane Switching，IPS)显示面板、垂直配向型(Vertical Alignment，VA)显示面板、多象限垂直配向型(Multi-Domain Vertical Alignment，MVA)显示面板，当然，也可以是其他类型的显示面板，如有机发光二极管(Organic Light-Emitting Diode，OLED)显示面板，均可适用上述方案。
以上内容是结合具体的可选实施方式对本申请所作的进一步详细说明，不能认定本申请的具体实施只局限于这些说明。对于本申请所属技术领域的普通技术人员来说，在不脱离本申请构思的前提下，还可以做出若干简单推演或替换，都应当视为属于本申请的保护范围。

Claims (20)

  1. 一种驱动方法，包括步骤：
    接收第一制式的数据信号，生成第一数据帧，以所述第一数据帧对应的刷新频率对显示面板进行驱动；
    接收第二制式的数据信号，根据所述第一制式的数据信号和所述第二制式的数据信号，计算生成至少一帧过渡帧，以所述过渡帧对应的刷新频率对显示面板进行驱动；
    继续接收第二制式的数据信号，生成第二数据帧，以所述第二数据帧对应的刷新频率对显示面板进行驱动；
    其中，所述第一数据帧的一帧时间的时长和所述第二数据帧的一帧时间的时长不同，所述过渡帧的一帧时间的时长介于所述第一数据帧的一帧时间的时长和所述第二数据帧的一帧时间的时长之间。
  2. 如权利要求1所述的一种驱动方法，其中，在接收第二制式的数据信号，根据所述第一制式的数据信号和所述第二制式的数据信号，计算生成至少一帧过渡帧，以所述过渡帧对应的刷新频率对显示面板进行驱动的步骤中：
    所述生成的过渡帧的帧数至少为3帧，所述过渡帧的行扫描时间相等，所述过渡帧的行空闲时间依次递增。
  3. 如权利要求1所述的一种驱动方法，其中，在接收第二制式的数据信号，根据所述第一制式的数据信号和所述第二制式的数据信号，计算生成至少一帧过渡帧，以所述过渡帧对应的刷新频率对显示面板进行驱动的步骤中：
    所述生成的过渡帧的帧数至少为3帧，所述过渡帧的行扫描时间相等，所述过渡帧的行空闲时间依次递减。
  4. 如权利要求1所述的一种驱动方法，其中，所述第一数据帧和所述第二数据帧中一帧时间的时长较短的数据帧为第一基准数据帧；
    所述过渡帧的行扫描时间与所述第一基准数据帧的行扫描时间的时长相等；所述过渡帧的行空闲时间大于所述第一基准数据帧的行空闲时间的时长。
  5. 如权利要求4所述的一种驱动方法，其中，所述过渡帧的信号传输频率等于所述第一基准数据帧的信号传输频率。
  6. 如权利要求4所述的一种驱动方法，其中，所述过渡帧包括水平行扫描行数，以及水平行空闲行数的参数信息；所述第一基准数据帧包括水平行扫描行数，以及水平行空闲行数的参数信息；
    所述过渡帧的水平行空闲行数大于所述第一基准数据帧的水平行空闲行数；所述过渡帧的水平行扫描行数等于所述第一数据帧的水平行扫描行数和所述第二数据帧的水平行扫描 行数。
  7. 如权利要求1所述的一种驱动方法，其中，所述第一数据帧和所述第二数据帧中一帧时间的时长较长的数据帧为第二基准数据帧；
    所述过渡帧的行扫描时间与所述第二基准数据帧的行扫描时间的时长相等，所述过渡帧的行空闲时间小于所述第二基准数据帧的行空闲时间的时长。
  8. 如权利要求7所述的一种驱动方法，其中，所述过渡帧的行空闲时间大于第一数据帧和第二数据帧中较短的行空闲时间的数据帧的时长，帧频率的具体分析计算参考以下公式：
    F＝DCLK/(Vtotal*Htotal)；
    Vtotal＝Vactive+Vblank；
    Htotal＝Hactive+Hblank。
    其中，F为当前帧的频率，DCLK为当前帧的信号传输频率，信号传输频率决定信号传输速度，Vtotal为当前帧的水平行总数，Htotal为当前帧的垂直行总数，Vactive为当前帧水平行的扫描行数，Vblank为当前帧水平行的空闲行数，Hactive为当前帧垂直行的扫描行数，Hblank为当前帧垂直行的空闲行数。
  9. 如权利要求7所述的一种驱动方法，其中，所述过渡帧的信号传输频率等于所述第二基准数据帧的信号传输频率。
  10. 如权利要求7所述的一种驱动方法，其中，所述过渡帧包括水平行扫描行数，以及水平行空闲行数的参数信息；所述第二基准数据帧包括水平行扫描行数，以及水平行空闲行数的参数信息；
    所述过渡帧的水平行空闲行数小于所述第二基准数据帧的水平行空闲行数；所述过渡帧的水平行扫描行数等于所述第一数据帧的水平行扫描行数和所述第二数据帧的水平行扫描行数。
  11. 如权利要求2所述的一种驱动方法，其中，相邻的所述过渡帧之间的行空闲时间之间的差值相等。
  12. 如权利要求2所述的一种驱动方法，其中，相邻的所述过渡帧的频率之间的差值为一变值，所述差值依次变大或变小。
  13. 如权利要求2所述的一种驱动方法，其中，所述的过渡帧的行扫描时间小于所述第一制式的数据帧的行扫描时间的时长，大于所述第二制式的数据帧的行扫描时间的时长。
  14. 一种驱动电路，所述驱动电路包括：
    接收电路，接收数据信号；
    数据帧生成电路，接收数据信号并转换生成对应的数据帧；
    过渡帧生成电路，根据接收的所述数据帧生成电路生成的数据帧的数据信号生成过渡帧；
    制式转换检测电路，检测所述接收电路接收的数据信号，控制所述数据帧生成电路生成数据帧以及控制所述过渡帧生成电路生成过渡帧；
    所述制式转换检测电路检测到接收的数据信号为第一制式的数据信号时，控制数据帧生成电路生成与第一制式的数据信号对应的第一数据帧对显示面板进行驱动；
    所述制式转换检测电路检测到接收的数据信号从第一制式的数据信号切换为第二制式的数据信号时，控制所述过渡帧生成电路生成过渡帧对显示面板进行驱动；之后继续使用所述数据帧生成电路生成的与所述第二制式的数据信号对应的第二数据帧对显示面板进行驱动。
  15. 如权利要求14所述的一种驱动电路，其中，所述驱动电路包括时序控制电路，所述数据帧生成电路生成的数据帧以及过渡帧生成电路生成的过渡帧发送给所述时序控制电路，驱动所述显示面板。
  16. 如权利要求15所述的一种驱动电路，其中，所述驱动电路还包括有系统芯片，所述接收电路、所述数据帧生成电路、所述过渡帧生成电路和所述制式转换检测电路均集成在所述系统芯片上。
  17. 如权利要求15所述的一种驱动电路，其中，所述驱动电路内还设置有保护用的锁频电路，当所述数据信号的信号频率波动大于预设阈值时，所述锁频电路触发锁频功能，中断数据信号的输入以对显示面板进行保护。
  18. 如权利要求14所述的一种驱动电路，其中，所述过渡帧生成电路通过所述数据帧生成电路与所述接收电路连接，接收所述数据帧生成电路生成的数据帧的数据信号生成过渡帧。
  19. 一种显示装置，包括显示面板和驱动电路，所述驱动电路驱动所述显示面板显示，所述驱动电路包括：
    接收电路，接收数据信号；
    数据帧生成电路，接收数据信号并转换生成对应的数据帧；
    过渡帧生成电路，根据接收的所述数据帧生成电路生成的数据帧的数据信号生成过渡帧；
    制式转换检测电路，检测所述接收电路接收的数据信号，控制所述数据帧生成电路生成数据帧以及控制所述过渡帧生成电路生成过渡帧；
    所述制式转换检测电路检测到接收的数据信号为第一制式的数据信号时，控制数据帧生成电路生成与第一制式的数据信号对应的第一数据帧对显示面板进行驱动；
    所述制式转换检测电路检测到接收的数据信号从第一制式的数据信号切换为第二制式的数据信号时，控制所述过渡帧生成电路生成过渡帧对显示面板进行驱动；之后继续使用所述数据帧生成电路生成的与所述第二制式的数据信号对应的第二数据帧对显示面板进行驱动。
  20. 如权利要求19所述的一种显示装置，其中，所述过渡帧生成电路通过数据帧生成电路与所述接收电路连接，接收所述数据帧生成电路生成的数据帧的数据信号生成过渡帧，所述制式转换检测电路检测所述接收电路接收的数据信号，通过数据帧生成电路生成数据帧的信号输出给过渡帧生成电路生成过渡帧对显示面板进行驱动。
PCT/CN2019/130289 2019-01-29 2019-12-31 驱动方法、驱动电路和显示装置 WO2020156007A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/281,583 US11475815B2 (en) 2019-01-29 2019-12-31 Driving method, driving circuit, and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910086148.4 2019-01-29
CN201910086148.4A CN109637425A (zh) 2019-01-29 2019-01-29 一种驱动方法、驱动模块和显示装置

Publications (1)

Publication Number Publication Date
WO2020156007A1 true WO2020156007A1 (zh) 2020-08-06

Family

ID=66064164

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/130289 WO2020156007A1 (zh) 2019-01-29 2019-12-31 驱动方法、驱动电路和显示装置

Country Status (3)

Country Link
US (1) US11475815B2 (zh)
CN (1) CN109637425A (zh)
WO (1) WO2020156007A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109637425A (zh) 2019-01-29 2019-04-16 惠科股份有限公司 一种驱动方法、驱动模块和显示装置
CN110310600B (zh) * 2019-08-16 2021-03-05 上海天马有机发光显示技术有限公司 显示面板的驱动方法、显示驱动装置和电子设备
CN110706666B (zh) * 2019-09-16 2021-08-24 深圳市华星光电半导体显示技术有限公司 画面转变方法、装置、控制器及存储介质
CN111128082B (zh) * 2019-12-31 2022-03-01 惠州视维新技术有限公司 背光调节方法、显示器及存储介质
CN112382246B (zh) * 2020-11-04 2022-03-08 深圳市华星光电半导体显示技术有限公司 驱动方法、时序控制器及液晶显示器
CN113986805B (zh) * 2021-10-26 2024-07-02 北京小米移动软件有限公司 计时方法、装置和计算机可读存储介质
CN116052588B (zh) * 2022-06-14 2024-05-14 苇创微电子(上海)有限公司 一种oled显示器的多级频率调节方法及装置
CN115567706B (zh) * 2022-12-06 2023-04-07 苏州威达智科技股份有限公司 一种基于强化学习的显示器屏幕刷新频率追踪方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104094345A (zh) * 2012-02-02 2014-10-08 夏普株式会社 显示装置及其驱动方法
CN104145302A (zh) * 2012-02-24 2014-11-12 夏普株式会社 显示装置、具备该显示装置的电子设备和显示装置的驱动方法
CN104252848A (zh) * 2013-06-25 2014-12-31 天钰科技股份有限公司 电子纸显示装置、显示装置及其驱动方法
CN109637425A (zh) * 2019-01-29 2019-04-16 惠科股份有限公司 一种驱动方法、驱动模块和显示装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2913641B2 (ja) * 1988-06-06 1999-06-28 ソニー株式会社 Ｘ−ｙマトリクス型表示装置
JP3889460B2 (ja) * 1995-06-13 2007-03-07 テキサス インスツルメンツ インコーポレイテツド ビデオ表示装置の表示フレーム周期制御システム並びに装置
US7643095B2 (en) * 2004-05-28 2010-01-05 Sharp Kabushiki Kaisha Image display device, image display method, and television receiver
US8692822B2 (en) * 2006-07-31 2014-04-08 Sharp Kabushiki Kaisha Display controller, display device, display system, and method for controlling display device
US10096080B2 (en) * 2014-06-27 2018-10-09 Intel Corporation Power optimization with dynamic frame rate support
CN106205460B (zh) * 2016-09-29 2018-11-23 京东方科技集团股份有限公司 显示装置的驱动方法、时序控制器和显示装置
US11183147B2 (en) * 2016-10-07 2021-11-23 Sony Semiconductor Solutions Corporation Device and method for processing video content for display control
KR102618425B1 (ko) * 2016-12-07 2023-12-26 엘지디스플레이 주식회사 유기 발광 표시 장치 및 그의 구동 방법
CN107195275B (zh) * 2017-07-27 2019-09-06 青岛海信电器股份有限公司 一种多分区动态背光驱动方法及电视
CN107945756B (zh) * 2017-11-21 2020-04-03 深圳市华星光电技术有限公司 液晶显示面板的白平衡方法及装置
US10477141B1 (en) * 2018-05-17 2019-11-12 Futurewei Technologies, Inc. Frame synchronous packet switching for high-definition multimedia interface (HDMI) video transitions

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104094345A (zh) * 2012-02-02 2014-10-08 夏普株式会社 显示装置及其驱动方法
CN104145302A (zh) * 2012-02-24 2014-11-12 夏普株式会社 显示装置、具备该显示装置的电子设备和显示装置的驱动方法
CN104252848A (zh) * 2013-06-25 2014-12-31 天钰科技股份有限公司 电子纸显示装置、显示装置及其驱动方法
CN109637425A (zh) * 2019-01-29 2019-04-16 惠科股份有限公司 一种驱动方法、驱动模块和显示装置

Also Published As

Publication number Publication date
US11475815B2 (en) 2022-10-18
CN109637425A (zh) 2019-04-16
US20210390894A1 (en) 2021-12-16

Similar Documents

Publication Publication Date Title
WO2020156007A1 (zh) 驱动方法、驱动电路和显示装置
WO2020156006A1 (zh) 驱动方法、驱动电路和显示装置
US8854438B2 (en) Display system, display apparatus and control method thereof
JP2002169532A (ja) デジタル映像表示機器のｄｖｉコネクター検出装置及び方法
CN102724458B (zh) 视频画面全屏显示的字幕处理方法及视频终端
JP5702063B2 (ja) 表示装置、表示方法及びコンピュータプログラム
CN102456328B (zh) 液晶显示装置及其驱动方法、液晶电视
US8319891B2 (en) Video display device displaying input videos in various screen modes and/or aspect ratios
WO2014048000A1 (zh) 液晶显示装置的驱动方法及其驱动系统
KR20080011026A (ko) 영상처리장치 및 영상처리방법
JP2005045787A (ja) プログレッシブ及びインターレースビデオ信号の両方を生成するビデオ信号処理装置
TWI386058B (zh) 視訊處理方法與裝置
CN107846588B (zh) 电视中串口记录信息的获取方法和装置
TWI397896B (zh) 使用單一資料致能訊號來控制顯示器時序之方法及相關時序控制電路
CN113674664B (zh) 显示装置的白平衡调节方法及显示装置
JP2014186275A (ja) 表示装置、テレビジョン受像機、および、表示装置の制御方法
CN101808217B (zh) 视频处理方法与装置
WO2021042661A1 (zh) 一种显示设备及图像输出方法
KR101098130B1 (ko) 일체형 입체영상장치
CN101212559A (zh) 基于alis显示技术的图像防抖处理方法
KR101674408B1 (ko) 셔터 안경, 디스플레이장치 및 이들의 제어방법
TWM450919U (zh) 具有osd功能的雙畫面顯示裝置
JP2012084955A (ja) 画像表示装置
JP2007328007A (ja) 平面表示装置
Ge et al. VLSI design of 3D display processing chip for head-mounted display

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19912335

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19912335

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 19912335

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 26.01.2022)

122 Ep: pct application non-entry in european phase

Ref document number: 19912335

Country of ref document: EP

Kind code of ref document: A1