WO2020151128A1

WO2020151128A1 - Goa circuit and display device

Info

Publication number: WO2020151128A1
Application number: PCT/CN2019/085770
Authority: WO
Inventors: 陈帅
Original assignee: 深圳市华星光电技术有限公司
Priority date: 2019-01-25
Filing date: 2019-05-07
Publication date: 2020-07-30
Also published as: CN109509459B; CN109509459A

Abstract

Disclosed are a GOA circuit and a display device. The GOA circuit comprises multiple stages of GOA units, and each stage of GOA unit comprises: a pull-up control module (100), a pull-up module (200), a stage transmission module (300), a pull-down module (400), a bootstrap module (500), and a pull-down maintaining module (600), wherein the pull-up module (200) outputs a scanning signal (G(n)) by using a clock signal (CK) under the control of a first node (Q(n)); the pull-down module (400) respectively pulls down potentials of the first node Q(n) and the scanning signal G(n) to a first low level (VSSQ) and a second low level (VSSG) under the control of a scanning signal G(n+1) of the next stage of GOA unit; the pull-down maintaining module (600) maintains stage transmission signals ST(N-1) of the first node Q(n) and the previous stage of GOA unit at the first low level (VSSQ) and maintains the scanning signal G(n) at the second low level (VSSG) in a non-output period of the scanning signal G(n); the low level of the clock signal (CK) is equal to the second low level (VSSG), and the first low level (VSSQ) is smaller than the second low level (VSSG) so that potential pulling in the GOA circuit can be reduced, and the stability of the GOA circuit is improved.

Description

GOA circuit and display device

Technical field

The present invention relates to the field of display technology, in particular to a GOA circuit and a display device.

Background technique

Liquid Crystal Display (LCD) has many advantages such as thin body, power saving, and no radiation, and has been widely used. Such as: LCD TV, mobile phone, personal digital assistant (PDA), digital camera, computer screen or notebook computer screen, etc., occupy a dominant position in the field of flat panel display.

Active Matrix Liquid Crystal Display (AMLCD) is currently the most commonly used display device. The active matrix liquid crystal display includes multiple pixels. Each pixel is electrically connected to a thin film transistor (TFT). The gate (Gate) is connected to the horizontal scan line, the drain (Drain) is connected to the vertical data line, and the source (Source) is connected to the pixel electrode. Applying enough voltage on the horizontal scan line will turn on all the TFTs that are electrically connected to the horizontal scan line, so that the signal voltage on the data line can be written into the pixel, and the transmittance of different liquid crystals can be controlled to control the color With the effect of brightness.

Array substrate line drive (Gate Driver on Array, GOA) technology is to use the existing thin-film transistor liquid crystal display array (Array) process to fabricate the gate row scanning drive circuit on the TFT array substrate to realize the progressive scanning of the gate. Drive mode. GOA technology can reduce external integrated circuit boards (Integrated The bonding process of Circuit (IC) has the opportunity to increase production capacity and reduce product costs, and it can make LCD panels more suitable for manufacturing narrow or borderless display products.

The existing GOA circuit generally includes: each level of GOA unit includes: a pull-up control module, a pull-up module, a stage transfer module, a pull-down module, a bootstrap module, and a pull-down maintenance module. The pull-up control module is used in the scanning phase. The pull-up module is controlled to be turned on, the pull-up module is used to output stage transmission signals and scanning signals, the pull-down film is used to control the pull-up module to turn off in the non-scanning phase, and the bootstrap module is used to maintain the The pull-up module is kept open, and the pull-down maintaining module is used to keep the pull-up module closed during the non-scanning phase, wherein the pull-up module uses a clock signal to generate and output a stage transmission signal and a scan signal, and the pull-down module passes The preset low level pulls down the potential of the output terminal of the scan signal so that the pull-up module remains closed. In the prior art, the low level of the clock signal is generally lower than the preset low level adopted by the pull-down module. During the pull-down process, Due to the pull between the low level of the clock signal and the preset low level, the preset low level cannot be maintained stable, and the GOA circuit cannot maintain stable operation.

technical problem

The purpose of the present invention is to provide a GOA circuit, which can reduce the potential pulling in the GOA circuit and improve the stability of the GOA circuit.

The object of the present invention is also to provide a display device that can reduce the potential pulling in the GOA circuit and improve the stability of the GOA circuit.

Technical solutions

In order to achieve the above objective, the present invention provides a GOA circuit, including multi-level GOA units, each level of GOA unit includes: pull-up control module, pull-up module, stage transfer module, pull-down module, bootstrap module and pull-down maintenance Module

Let n be a positive integer, in the nth level GOA unit:

The pull-up control module is electrically connected to the first node and connected to the level transmission signal of the n-1 level GOA unit and the scanning signal of the n-1 level GOA unit, and is used for the stage of the n-1 level GOA unit Under the control of the transmission signal, output the scan signal of the n-1th level GOA unit to the first node;

The pull-up module is electrically connected to the first node and is connected to a clock signal for outputting a scan signal by using the clock signal under the control of the first node;

The stage transmission module is electrically connected to the first node and connected to a clock signal, and is used to output stage transmission signals by using the clock signal under the control of the first node;

The pull-down module is electrically connected to the first node and connected to the scan signal, the first low level, the second low level, and the scan signal of the n+1 level GOA unit, and is used in the n+1 level GOA unit Pull down the potential of the first node to the first low level under the control of the scan signal of, and pull down the potential of the scan signal to the second low level under the control of the scan signal of the GOA unit of the n+1th stage;

The bootstrap module is electrically connected to the first node, and is used to raise the potential of the first node during the scanning signal output period and maintain the raised potential;

The pull-down maintaining unit is electrically connected to the first node and connected to the scan signal, the stage transmission signal of the n-1th GOA unit, the first low level and the second low level, and is used during the non-output period of the scan signal , Maintaining the stage transmission signal of the first node and the n-1th stage GOA unit at the first low level, and maintaining the scan signal at the second low level;

The low level of the clock signal is equal to the second low level, and the first low level is less than the second low level.

The pull-up control module includes a first thin film transistor, the gate of the first thin film transistor is connected to the level transmission signal of the n-1 level GOA unit, and the source is connected to the scan signal of the n-1 level GOA unit, The drain is electrically connected to the first node.

The pull-up module includes a second thin film transistor, the gate of the second thin film transistor is electrically connected to the first node, the source is connected to the clock signal, and the drain is outputting the scan signal.

The stage transmission module includes: a third thin film transistor, the gate of the third thin film transistor is electrically connected to the first node, the source is connected to the clock signal, and the drain outputs the stage signal.

The pull-down module includes a fourth thin film transistor and a fifth thin film transistor;

The gate of the fourth thin film transistor is connected to the scan signal of the GOA unit of level n+1, the source is electrically connected to the first node, and the drain is connected to the first low level;

The gate of the fifth thin film transistor is connected to the scan signal of the n+1th level GOA unit, the source is connected to the scan signal, and the drain is connected to the second low level.

The bootstrap module includes a bootstrap capacitor, a first end of the bootstrap capacitor is electrically connected to a first node, and a second end is connected to a scan signal.

The pull-down maintenance module includes a sixth thin film transistor, a seventh thin film transistor, an eighth thin film transistor, and an inverter;

The gate of the sixth thin film transistor is electrically connected to the output terminal of the inverter, the source is connected to the scan signal, and the drain is connected to the second low level;

The gate of the seventh thin film transistor is electrically connected to the output terminal of the inverter, the source is electrically connected to the first node, and the drain is connected to the first low level;

The gate of the eighth thin film transistor is electrically connected to the output terminal of the inverter, the source is connected to the stage transmission signal of the n-1th stage GOA unit, and the drain is connected to the first low level;

The input terminal of the inverter is electrically connected to the first node;

The inverter includes: a ninth thin film transistor, a tenth thin film transistor, an eleventh thin film transistor, and a twelfth thin film transistor;

The gate and source of the ninth thin film transistor are both connected to an inverted signal, and the drain is electrically connected to the gate of the twelfth thin film transistor;

The gate of the tenth thin film transistor is electrically connected to the first node, the source is electrically connected to the gate of the twelfth thin film transistor, and the drain is connected to the first low level;

The gate of the eleventh thin film transistor is electrically connected to the first node, the source is electrically connected to the drain of the twelfth thin film transistor, and the drain is connected to the first low level;

The source of the twelfth thin film transistor is connected to an inverted signal;

The drain of the twelfth thin film transistor is the output terminal of the inverter, and the gate of the tenth thin film transistor is the input terminal of the inverter.

In the first level GOA unit, the start signal is used to replace the scan signal of the n-1 level GOA unit and the level transmission signal of the n-1 level GOA unit is input to the pull-up control unit, in the last level GOA unit , The start signal is used to replace the scan signal of the n+1th level GOA unit and input to the pull-down unit.

In the adjacent two-level GOA units, the phases of the clock signals accessed by the pull-up modules are opposite.

The present invention also provides a display device including the GOA circuit described above.

Beneficial effect

Beneficial effects of the present invention: the present invention provides a GOA circuit, including multi-level GOA units, each level of GOA unit includes: pull-up control module, pull-up module, stage transfer module, pull-down module, bootstrap module and pull-down module The maintenance module, wherein the pull-up module uses a clock signal to output the scan signal under the control of the first node; the pull-down module separates the potentials of the first node and the scan signal under the control of the scan signal of the next-level GOA unit Pull-down to a first low level and a second low level; the pull-down sustaining unit maintains the first node and the level transmission signal of the upper level GOA unit at the first low level during the non-output period of the scan signal, and The scan signal is maintained at the second low level; the low level of the clock signal is equal to the second low level, the first low level is less than the second low level, and the low level of the clock signal is set to the second low level. The two low levels are equal and the level transmission signal of the previous level GOA unit is maintained at the first low level during the non-output period of the scan signal, which can reduce the potential pulling in the GOA circuit and improve the stability of the GOA circuit. The present invention also provides a display device, which can reduce the potential pulling in the GOA circuit and improve the stability of the GOA circuit.

Description of the drawings

In order to further understand the features and technical content of the present invention, please refer to the following detailed description and accompanying drawings of the present invention. However, the accompanying drawings are only provided for reference and illustration and are not used to limit the present invention.

In the attached picture,

FIG. 1 is a circuit diagram of a first level GOA unit of the GOA circuit of the present invention;

Figure 2 is a working sequence diagram of the GOA circuit of the present invention;

Fig. 3 is a circuit diagram of the first-stage GOA unit of the GOA circuit of the present invention;

FIG. 4 is a circuit diagram of the last stage GOA unit of the GOA circuit of the present invention.

Embodiments of the invention

In order to further explain the technical means adopted by the present invention and its effects, the following describes in detail the preferred embodiments of the present invention and the accompanying drawings.

Referring to FIG. 1, the present invention provides a GOA circuit including multi-level GOA units. Each level of GOA unit includes: a pull-up control module 100, a pull-up module 200, a stage transfer module 300, a pull-down module 400, and a bootstrap module 500 and pull-down maintenance module 600;

Let n be a positive integer, in the nth level GOA unit:

The pull-up control module 100 is electrically connected to the first node Q(n) and is connected to the stage transmission signal ST(n-1) of the n-1 level GOA unit and the scanning signal G( n-1), used to output the scan signal G(n-1) of the n-1th level GOA unit to the first node under the control of the stage transmission signal ST(n-1) of the n-1th level GOA unit Q(n);

The pull-up module 200 is electrically connected to the first node Q(n) and connected to the clock signal CK for outputting the scan signal G(n) by using the clock signal CK under the control of the first node Q(n);

The stage transmission module 300 is electrically connected to the first node Q(n) and is connected to the clock signal CK for outputting the stage transmission signal ST(n) by using the clock signal CK under the control of the first node Q(n) ；

The pull-down module 400 is electrically connected to the first node Q(n) and is connected to the scan signal G(n+1), the first low level VSSQ, the second low level VSSG and The scan signal G(n) is used to pull down the potential of the first node Q(n) to the first low level VSSQ under the control of the scan signal G(n+1) of the GOA unit of the n+1th stage and to Under the control of the scan signal G(n+1) of the +1 level GOA unit, the potential of the scan signal G(n) is pulled down to the second low level VSSG;

The bootstrap module 500 is electrically connected to the first node Q(n), and is used to raise the potential of the first node Q(n) during the output period of the scan signal G(n) and maintain the raised potential;

The pull-down maintaining unit 600 is electrically connected to the first node Q(n) and connected to the scan signal G(n), the stage transfer signal ST(n-1) of the n-1th GOA unit, and the first low level VSSQ And the second low level VSSG, used to maintain the first node Q(n) and the stage transfer signal ST(n-1) of the n-1th GOA unit during the non-output period of the scan signal G(n) The first low level VSSQ maintains the scan signal G(n) at the second low level VSSG;

The low level of the clock signal CK is equal to the second low level VSSG, and the first low level VSSQ is less than the second low level VSSG.

Specifically, referring to FIG. 1, in the first embodiment of the present invention, the pull-up control module 100 includes a first thin film transistor T1, and the gate of the first thin film transistor T1 is connected to the n-1th GOA The stage transmission signal ST(n-1) of the unit, the source is connected to the scan signal G(n-1) of the n-1th stage GOA unit, and the drain is electrically connected to the first node Q(n).

Specifically, referring to FIG. 1, in the first embodiment of the present invention, the pull-up module 200 includes: a second thin film transistor T2, and the gate of the second thin film transistor T2 is electrically connected to the first node Q( n), the source is connected to the clock signal CK, and the drain outputs the scan signal G(n).

Specifically, referring to FIG. 1, in the first embodiment of the present invention, the stage transfer module 300 includes: a third thin film transistor T3, and the gate of the third thin film transistor T3 is electrically connected to the first node Q( n), the source is connected to the clock signal CK, and the drain outputs the stage transmission signal ST(n).

Specifically, referring to FIG. 1, in a preferred embodiment of the present invention, the pull-down module 400 includes a fourth thin film transistor T4 and a fifth thin film transistor T5;

The gate of the fourth thin film transistor T4 is connected to the scan signal G(n+1) of the n+1th level GOA unit, the source is electrically connected to the first node Q(n), and the drain is connected to the first low voltage Flat VSSQ;

The gate of the fifth thin film transistor T5 is connected to the scan signal G(n+1) of the n+1th level GOA unit, the source is connected to the scan signal G(n), and the drain is connected to the second low level VSSG .

Specifically, referring to FIG. 1, in a preferred embodiment of the present invention, the bootstrap module 500 includes a bootstrap capacitor C1, and a first end of the bootstrap capacitor C1 is electrically connected to a first node Q(n), The second end receives the scanning signal G(n).

Specifically, referring to FIG. 1, in a preferred embodiment of the present invention, the pull-down maintenance module 600 includes a sixth thin film transistor T6, a seventh thin film transistor T7, an eighth thin film transistor T8, and an inverter 601;

The gate of the sixth thin film transistor T6 is electrically connected to the output terminal of the inverter 601, the source is connected to the scan signal G(n), and the drain is connected to the second low level VSSG;

The gate of the seventh thin film transistor T7 is electrically connected to the output terminal of the inverter 601, the source is electrically connected to the first node Q(n), and the drain is connected to the first low level VSSQ;

The gate of the eighth thin film transistor T8 is electrically connected to the output terminal of the inverter 601, the source is connected to the stage transmission signal ST(n-1) of the n-1th GOA unit, and the drain is connected to the first A low level VSSQ;

The input terminal of the inverter 601 is electrically connected to the first node Q(n).

Further, as shown in FIG. 1, the inverter 601 is a Darlington structure inverter, and specifically includes: a ninth thin film transistor T9, a tenth thin film transistor T10, an eleventh thin film transistor T11, and a twelfth thin film transistor Transistor T12;

The gate and source of the ninth thin film transistor T9 are both connected to the inverted signal LC, and the drain is electrically connected to the gate of the twelfth thin film transistor T12;

The gate of the tenth thin film transistor T10 is electrically connected to the first node Q(n), the source is electrically connected to the gate of the twelfth thin film transistor T12, and the drain is connected to the first low level VSSQ;

The gate of the eleventh thin film transistor T11 is electrically connected to the first node Q(n), the source is electrically connected to the drain of the twelfth thin film transistor T12, and the drain is connected to the first low level VSSQ;

The source of the twelfth thin film transistor T12 is connected to an inverted signal LC;

The drain of the twelfth thin film transistor T12 is the output terminal of the inverter 601, and the gate of the tenth thin film transistor T10 is the input terminal of the inverter 601.

Preferably, all the thin film transistors described in the GOA circuit of the present invention are metal oxide semiconductor thin film transistors, polysilicon thin film transistors or amorphous silicon thin film transistors, and are all N-type thin film transistors.

Specifically, in the adjacent two-level GOA units, the phases of the clock signals CK accessed by the pull-up modules 200 are opposite. As shown in FIG. 2, in a preferred embodiment of the present invention, the high-frequency clock signal CK connected to the n-th GOA unit is one of the first high-frequency clock signal CK1 and the second high-frequency clock signal CK2, The high-frequency clock signal CK connected to the n+1-th level GOA unit is the other of the first high-frequency clock signal CK1 and the second high-frequency clock signal CK2, wherein the first high-frequency clock signal CK1 It is opposite to the phase in the second high frequency clock signal CK2.

Further, in a preferred embodiment of the present invention, the GOA units of the odd-numbered stages are connected to the first high-frequency clock signal CK1, and the GOA units of the even-numbered stages are connected to the second high-frequency clock signal CK2.

Preferably, in a preferred embodiment of the present invention, the low level of the clock signal CK and the second low level VSSG are both -5V, and the first low level VSSQ is -10V.

It is worth mentioning that, as shown in FIG. 3, in order to realize the normal startup of the circuit, in the GOA unit of the first stage of the GOA circuit of the present invention, the start signal STV is used to replace the stage transmission signal of the n-1th stage GOA unit ST(n-1) and the scanning signal G(n-1) of the GOA unit of the n-1th stage are input to the pull-up control unit 100 to realize the normal operation of the circuit, which corresponds to the preferred embodiment of the present invention, namely In the first-stage GOA unit, the gate and source of the first thin film transistor T1 are both connected to the start signal STV, and the source of the eighth thin film transistor T8 is connected to the start signal STV, as shown in FIG. 4, In the last-stage GOA unit, the start signal STV is used to replace the scan signal G(n+1) of the n+1th-stage GOA unit and input to the pull-down unit 400, which corresponds to the preferred embodiment of the present invention, that is, the last one In the first-level GOA unit, the gates of the fourth thin film transistor T4 and the fifth thin film transistor T5 are connected to the start signal STV. Preferably, the pulse period of the start signal is equal to one frame duration.

It should be noted that, referring to Figures 1 and 3, taking the preferred embodiment of the present invention as an example, the working process of the GOA circuit of the present invention is as follows:

Stage 1. Precharge stage: the stage transfer signal ST(n-1) of the n-1th GOA unit is at a high potential, and the scan signal G(n-1) of the n-1th GOA unit is at a high potential. The first thin film transistor T1 is turned on, and the scan signal G(n-1) of the GOA unit of the n-1 level is input to the first node Q(n), so that the first node Q(n) rises to a high potential, and the first high-frequency clock signal CK1 outputs low level;

Stage 2. Output stage: the stage transfer signal ST(n-1) of the n-1th GOA unit is at a low level, and the scan signal G(n-1) of the n-1th GOA unit is at a low level. A thin film transistor T1 is turned off, the bootstrap capacitor C1 makes the first node Q(n) rise higher, the first high-frequency clock signal CK1 outputs a high level, and the second thin film transistor T2 and the third thin film transistor T3 are both turned on , Respectively output the high-level scanning signal G(n) and the level transmission signal ST(n);

Stage 3. Pull-down stage: the scan signal G(n+1) of the GOA unit of the n+1 level is at a high potential, the fourth thin film transistor T4 and the fifth thin film transistor T5 are turned on, and the first node Q(n) is pulled down to the first A low level VSSQ pulls down the scan signal G(n) to a second low level VSSG; at this time, the first high frequency clock signal CK1 outputs a low level, and the low level of the first high frequency clock signal CK1 and the second low level The two low levels of VSSG are both -5V, which can avoid potential pulling between the low level of the first high-frequency clock signal CK1 and the second low level VSSG, and ensure the working stability of the GOA circuit.

Stage 4. Pull-down sustaining stage: the first node Q(n) is at a low level, the tenth thin film transistor T10 and the eleventh thin film transistor T11 are turned off, the inverted signal LC is at a high level, and the ninth thin film transistor T9 and the twelfth thin film transistor The thin film transistor T12 is turned on, the sixth thin film transistor T6, the seventh thin film transistor T7, and the eighth thin film transistor T8 are turned on, and the first node Q(n) and the stage transfer signal ST(n- 1) Maintain at the first low level VSSQ and maintain the scan signal G(n) at the second low level VSSG. At this time, the gate-source voltages of the first thin film transistor T1 and the third thin film transistor T3 are both 0V, and the second The gate-source voltage of the thin film transistor T2 is less than 0V, the first thin film transistor T1, the second thin film transistor T2, and the third thin film transistor T3 can all be in a better off state, especially the gate-source voltage of the second thin film transistor T2 is less than 0V , Better than the existing technology closed.

In addition, the present invention also provides a display device including the GOA circuit described above. .

In summary, the present invention provides a GOA circuit including multi-level GOA units, each level of GOA unit includes: pull-up control module, pull-up module, stage transfer module, pull-down module, bootstrap module and pull-down maintenance Module, wherein the pull-up module uses a clock signal to output the scan signal under the control of the first node; the pull-down module pulls down the potentials of the first node and the scan signal under the control of the scan signal of the next-stage GOA unit To the first low level and the second low level; during the non-output period of the scan signal, the pull-down maintaining unit maintains the first node and the level transmission signal of the upper level GOA unit at the first low level, and scans The signal is maintained at the second low level; the low level of the clock signal is equal to the second low level, and the first low level is less than the second low level. By setting the low level of the clock signal and the second low level The low level is equal and the level transmission signal of the previous level GOA unit is maintained at the first low level during the non-output period of the scan signal, which can reduce the potential pulling in the GOA circuit and improve the stability of the GOA circuit. The present invention also provides a display device, which can reduce the potential pulling in the GOA circuit and improve the stability of the GOA circuit.

As mentioned above, for those of ordinary skill in the art, various other corresponding changes and modifications can be made according to the technical solutions and technical ideas of the present invention, and all these changes and modifications shall fall within the protection scope of the claims of the present invention. .

Claims

1. A GOA circuit, including multi-level GOA units, each level of GOA unit includes: pull-up control module, pull-up module, stage transfer module, pull-down module, bootstrap module and pull-down maintenance module;

Let n be a positive integer, in the nth level GOA unit:

The pull-up control module is electrically connected to the first node and connected to the level transmission signal of the n-1 level GOA unit and the scanning signal of the n-1 level GOA unit, and is used for the stage of the n-1 level GOA unit Under the control of the transmission signal, output the scan signal of the n-1th level GOA unit to the first node;

The pull-up module is electrically connected to the first node and is connected to a clock signal for outputting a scan signal by using the clock signal under the control of the first node;

The stage transmission module is electrically connected to the first node and connected to a clock signal, and is used to output stage transmission signals by using the clock signal under the control of the first node;

The pull-down module is electrically connected to the first node and connected to the scan signal, the first low level, the second low level, and the scan signal of the n+1 level GOA unit, and is used in the n+1 level GOA unit Pull down the potential of the first node to the first low level under the control of the scan signal of, and pull down the potential of the scan signal to the second low level under the control of the scan signal of the GOA unit of the n+1th stage;

The bootstrap module is electrically connected to the first node, and is used to raise the potential of the first node during the scanning signal output period and maintain the raised potential;

The pull-down maintaining unit is electrically connected to the first node and connected to the scan signal, the stage transmission signal of the n-1th GOA unit, the first low level and the second low level, and is used during the non-output period of the scan signal , Maintaining the stage transmission signal of the first node and the n-1th stage GOA unit at the first low level, and maintaining the scan signal at the second low level;

The low level of the clock signal is equal to the second low level, and the first low level is less than the second low level.
The GOA circuit of claim 1, wherein the pull-up control module comprises a first thin film transistor, the gate of the first thin film transistor is connected to the stage transmission signal of the n-1th GOA unit, and the source is connected to Into the scan signal of the n-1 level GOA unit, the drain is electrically connected to the first node.
The GOA circuit of claim 1, wherein the pull-up module comprises: a second thin film transistor, the gate of the second thin film transistor is electrically connected to the first node, the source is connected to the clock signal, and the drain is output Scan signal.
The GOA circuit of claim 1, wherein the stage transfer module comprises: a third thin film transistor, the gate of the third thin film transistor is electrically connected to the first node, the source is connected to the clock signal, and the drain is output Level transmission signal.
3. The GOA circuit of claim 1, wherein the pull-down module includes a fourth thin film transistor and a fifth thin film transistor;

The gate of the fourth thin film transistor is connected to the scan signal of the GOA unit of level n+1, the source is electrically connected to the first node, and the drain is connected to the first low level;

The gate of the fifth thin film transistor is connected to the scan signal of the n+1th level GOA unit, the source is connected to the scan signal, and the drain is connected to the second low level.
3. The GOA circuit of claim 1, wherein the bootstrap module comprises a bootstrap capacitor, a first end of the bootstrap capacitor is electrically connected to a first node, and a second end is connected to a scan signal.
3. The GOA circuit of claim 1, wherein the pull-down sustain module includes a sixth thin film transistor, a seventh thin film transistor, an eighth thin film transistor, and an inverter;

The gate of the sixth thin film transistor is electrically connected to the output terminal of the inverter, the source is connected to the scan signal, and the drain is connected to the second low level;

The gate of the seventh thin film transistor is electrically connected to the output terminal of the inverter, the source is electrically connected to the first node, and the drain is connected to the first low level;

The gate of the eighth thin film transistor is electrically connected to the output terminal of the inverter, the source is connected to the stage transmission signal of the n-1th stage GOA unit, and the drain is connected to the first low level;

The input terminal of the inverter is electrically connected to the first node;

The inverter includes: a ninth thin film transistor, a tenth thin film transistor, an eleventh thin film transistor, and a twelfth thin film transistor;

The gate and source of the ninth thin film transistor are both connected to an inverted signal, and the drain is electrically connected to the gate of the twelfth thin film transistor;

The gate of the tenth thin film transistor is electrically connected to the first node, the source is electrically connected to the gate of the twelfth thin film transistor, and the drain is connected to the first low level;

The gate of the eleventh thin film transistor is electrically connected to the first node, the source is electrically connected to the drain of the twelfth thin film transistor, and the drain is connected to the first low level;

The source of the twelfth thin film transistor is connected to an inverted signal;

The drain of the twelfth thin film transistor is the output terminal of the inverter, and the gate of the tenth thin film transistor is the input terminal of the inverter.
The GOA circuit of claim 1, wherein, in the first-stage GOA unit, a start signal is used to replace the scan signal of the n-1th stage GOA unit and the stage transfer signal of the n-1th stage GOA unit is input to The pull-up control unit, in the last-stage GOA unit, uses a start signal to replace the scan signal of the n+1th-stage GOA unit and is input to the pull-down unit.
8. The GOA circuit of claim 1, wherein in adjacent two-stage GOA units, the phases of the clock signals connected by the pull-up modules thereof are opposite.
A display device including GOA circuit;

The GOA circuit includes multi-level GOA units, and each level of GOA unit includes: a pull-up control module, a pull-up module, a stage transfer module, a pull-down module, a bootstrap module, and a pull-down maintenance module;

Let n be a positive integer, in the nth level GOA unit:

The pull-up control module is electrically connected to the first node and connected to the level transmission signal of the n-1 level GOA unit and the scanning signal of the n-1 level GOA unit, and is used for the stage of the n-1 level GOA unit Under the control of the transmission signal, output the scan signal of the n-1th level GOA unit to the first node;

The pull-up module is electrically connected to the first node and is connected to a clock signal for outputting a scan signal by using the clock signal under the control of the first node;

The stage transmission module is electrically connected to the first node and connected to a clock signal, and is used to output stage transmission signals by using the clock signal under the control of the first node;

The pull-down module is electrically connected to the first node and connected to the scan signal, the first low level, the second low level, and the scan signal of the n+1 level GOA unit, and is used in the n+1 level GOA unit Pull down the potential of the first node to the first low level under the control of the scan signal of, and pull down the potential of the scan signal to the second low level under the control of the scan signal of the GOA unit of the n+1th stage;

The bootstrap module is electrically connected to the first node, and is used to raise the potential of the first node during the scanning signal output period and maintain the raised potential;

The pull-down maintaining unit is electrically connected to the first node and connected to the scan signal, the stage transmission signal of the n-1th GOA unit, the first low level and the second low level, and is used during the non-output period of the scan signal , Maintaining the stage transmission signal of the first node and the n-1th stage GOA unit at the first low level, and maintaining the scan signal at the second low level;

The low level of the clock signal is equal to the second low level, and the first low level is less than the second low level.
The display device of claim 10, wherein the pull-up control module comprises a first thin film transistor, the gate of the first thin film transistor is connected to the stage signal of the n-1th GOA unit, and the source is connected to Into the scan signal of the n-1 level GOA unit, the drain is electrically connected to the first node.
10. The display device of claim 10, wherein the pull-up module comprises: a second thin film transistor, the gate of the second thin film transistor is electrically connected to the first node, the source is connected to the clock signal, and the drain is output Scan signal.
10. The display device of claim 10, wherein the stage transfer module comprises: a third thin film transistor, the gate of the third thin film transistor is electrically connected to the first node, the source is connected to the clock signal, and the drain is output Level transmission signal.
10. The display device of claim 10, wherein the pull-down module comprises a fourth thin film transistor and a fifth thin film transistor;

The gate of the fourth thin film transistor is connected to the scan signal of the GOA unit of level n+1, the source is electrically connected to the first node, and the drain is connected to the first low level;

The gate of the fifth thin film transistor is connected to the scan signal of the n+1th level GOA unit, the source is connected to the scan signal, and the drain is connected to the second low level.
10. The display device of claim 10, wherein the bootstrap module comprises a bootstrap capacitor, a first end of the bootstrap capacitor is electrically connected to a first node, and a second end is connected to a scan signal.
10. The display device of claim 10, wherein the pull-down sustaining module includes a sixth thin film transistor, a seventh thin film transistor, an eighth thin film transistor, and an inverter;

The gate of the sixth thin film transistor is electrically connected to the output terminal of the inverter, the source is connected to the scan signal, and the drain is connected to the second low level;

The gate of the seventh thin film transistor is electrically connected to the output terminal of the inverter, the source is electrically connected to the first node, and the drain is connected to the first low level;

The gate of the eighth thin film transistor is electrically connected to the output terminal of the inverter, the source is connected to the stage transmission signal of the n-1th stage GOA unit, and the drain is connected to the first low level;

The input terminal of the inverter is electrically connected to the first node;

The inverter includes: a ninth thin film transistor, a tenth thin film transistor, an eleventh thin film transistor, and a twelfth thin film transistor;

The gate and source of the ninth thin film transistor are both connected to an inverted signal, and the drain is electrically connected to the gate of the twelfth thin film transistor;

The gate of the tenth thin film transistor is electrically connected to the first node, the source is electrically connected to the gate of the twelfth thin film transistor, and the drain is connected to the first low level;

The gate of the eleventh thin film transistor is electrically connected to the first node, the source is electrically connected to the drain of the twelfth thin film transistor, and the drain is connected to the first low level;

The source of the twelfth thin film transistor is connected to an inverted signal;

The drain of the twelfth thin film transistor is the output terminal of the inverter, and the gate of the tenth thin film transistor is the input terminal of the inverter.
The display device of claim 10, wherein, in the first-level GOA unit, a start signal is used to replace the scan signal of the n-1th level GOA unit and the level transmission signal of the n-1th level GOA unit is input to The pull-up control unit, in the last-stage GOA unit, uses a start signal to replace the scan signal of the n+1th-stage GOA unit and is input to the pull-down unit.
10. The display device according to claim 10, wherein in adjacent two-stage GOA units, the phases of the clock signals connected by the pull-up modules are opposite.