WO2020119531A1 - Circuit de protection contre les surtensions, borne à protection contre les surtensions et procédé de purge de surtension pour interface d'alimentation - Google Patents

Circuit de protection contre les surtensions, borne à protection contre les surtensions et procédé de purge de surtension pour interface d'alimentation Download PDF

Info

Publication number
WO2020119531A1
WO2020119531A1 PCT/CN2019/122784 CN2019122784W WO2020119531A1 WO 2020119531 A1 WO2020119531 A1 WO 2020119531A1 CN 2019122784 W CN2019122784 W CN 2019122784W WO 2020119531 A1 WO2020119531 A1 WO 2020119531A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
surge
capacitor
resistor
power
Prior art date
Application number
PCT/CN2019/122784
Other languages
English (en)
Chinese (zh)
Inventor
王飞
Original Assignee
中兴通讯股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中兴通讯股份有限公司 filed Critical 中兴通讯股份有限公司
Publication of WO2020119531A1 publication Critical patent/WO2020119531A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/005—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection avoiding undesired transient conditions
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/20—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess voltage
    • H02H3/22—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess voltage of short duration, e.g. lightning
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/02—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess current
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/04—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • H02J7/0031—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits using battery or load disconnect circuits

Definitions

  • the present disclosure relates to the technical field of electronic products, and in particular, to a surge protection circuit, a terminal of a power interface, and a surge voltage relief method.
  • a transient suppression diode In order to prevent possible surges from damaging electronic equipment, a transient suppression diode (TVS) is usually connected to the charging interface, and the TVS tube's avalanche breakdown effect under transient high voltage is used to discharge the surge impact , Clamp the surge voltage to a lower level, thereby protecting the charging chip of the device from injury.
  • TVS transient suppression diode
  • the TVS is used to protect the power interface. Due to the presence of the clamping voltage, there will still be residual surge voltage in the power supply path. Excessive residual surge voltage may still cause damage to the charging chip.
  • the higher the reverse turn-off voltage of the TVS the higher its corresponding clamping voltage.
  • TVS plus an independent OVP chip is used in combination, the overvoltage shutdown function of the OVP chip is used to further reduce the residual voltage of the surge to the starting voltage level of OVP.
  • This kind of scheme not only increases the cost, but also requires the response speed and DC withstand voltage of OVP.
  • it sets a limit on the starting voltage of OVP (the starting voltage cannot be too high). If the starting voltage of the OVP is set too high, there is still a risk of chip damage, but if it is set too low, there may be a risk of affecting the normal charging function.
  • the main purpose of the present disclosure is to provide a surge protection circuit, terminal and surge voltage relief method for a power interface, aiming to achieve a simple and effective discharge of the surge voltage of the power interface.
  • the surge protection circuit for the power interface includes: a surge/ESD suppression circuit, a fast response switching circuit, and a fast response pressure relief circuit.
  • One end of the ESD suppression circuit is connected to the input terminal and control terminal of the fast response switching circuit, the input terminal of the power interface path, and the control terminal of the quick response pressure relief circuit; the other end of the surge/ESD suppression circuit is grounded to quickly respond to the switching circuit Is connected to one end of the quick response pressure relief circuit and the output end of the power interface circuit; the other end of the quick response pressure relief circuit is grounded.
  • the present disclosure also provides a surge protection terminal for a power interface
  • the surge protection terminal for the power interface includes: a power interface and a surge protection circuit for the power interface, and a surge for the power interface
  • the protection circuit includes: surge/ESD suppression circuit, fast response switch circuit, fast response pressure relief circuit, one end of the surge/ESD suppression circuit and the input terminal and control terminal of the fast response switch circuit, the input terminal of the power interface path,
  • the control terminal of the quick response pressure relief circuit is connected; the other end of the surge/ESD suppression circuit is grounded; the output terminal of the quick response switch circuit is connected to one end of the quick response pressure relief circuit and the output terminal of the power interface circuit; the quick response pressure relief The other end of the circuit is grounded.
  • the present disclosure also provides a surge voltage relief method for a power interface.
  • the surge voltage relief method for the power interface includes: receiving a surge voltage from an external input; a surge/ESD suppression circuit Suppress the surge voltage and obtain the residual voltage of the surge; the quick response switch circuit will automatically shut down in an instant, disconnect the connection between the input terminal of the power interface and the output terminal of the power interface, and the quick response pressure circuit automatically turns on, Short-circuit the output end of the power interface to ground to discharge the residual surge voltage.
  • the detection circuit of the active device of the present disclosure includes: a surge/ESD suppression circuit, a fast response switch circuit and a fast response pressure relief circuit, one end of the surge/ESD suppression circuit is respectively connected with the input terminal and control terminal of the fast response switch circuit, and the power supply
  • the input end of the interface channel is connected to the control end of the quick response pressure relief circuit; the other end of the surge/ESD suppression circuit is grounded, the output end of the quick response switch circuit is connected to one end of the quick response pressure relief circuit, and the output end of the power interface circuit Connection; the other end of the quick response pressure relief circuit is grounded.
  • FIG. 1 is a schematic structural diagram of a first embodiment of a surge protection circuit of a power interface of the present disclosure
  • FIG. 2 is a schematic structural diagram of a second embodiment of a surge protection circuit of a power interface of the present disclosure
  • FIG. 3 is a schematic flowchart of an embodiment of a surge voltage relief method of a power interface of the present disclosure.
  • FIG. 1 is a schematic structural diagram of a first embodiment of a surge protection circuit for a power interface of the present disclosure.
  • the surge protection circuit of the power interface includes: a surge/ESD suppression circuit 10, a fast response switch circuit 20, a fast response pressure relief circuit 30, one end of the surge/ESD suppression circuit 10 and the input end of the fast response switch circuit 20, respectively Connected to the control terminal, the input terminal VIN of the power interface path, and the control terminal of the fast response pressure relief circuit 30; the other end of the surge/ESD suppression circuit 10 is grounded, the output terminal of the fast response switch circuit 20 and the fast response pressure relief circuit 30 Is connected to the output terminal VOUT of the power interface circuit; the other end of the quick response pressure relief circuit 30 is grounded.
  • the surge/ESD suppression circuit 10 When a surge occurs, the surge/ESD suppression circuit 10 first discharges and suppresses the surge, clamping the surge voltage to a lower level; then, the quick response switch circuit 20 will automatically turn off and off instantly. Turn on the connection between the input terminal (Vin) of the power interface and the output terminal (Vout) of the power interface; at the same time, the quick response pressure relief circuit 30 is automatically turned on, and the output terminal (Vout) of the power interface is short-circuited to the ground, so that the surge Residual pressure relief.
  • the fast-response switch circuit 20 automatically restores the on-state, and the quick-response pressure relief circuit 20 automatically restores the off-state to ensure that the charging function is normal.
  • the present disclosure performs triple protection against surge, which can minimize the residual voltage of the surge and greatly improve the reliability of the protection circuit. Only a limited number of discrete devices need to be added, which is simple to implement, has obvious power efficiency and lower cost.
  • the present disclosure can simultaneously effectively protect ESD and power supply overshoot without adding additional circuits.
  • the detection circuit of the active device of the present disclosure includes: a surge/ESD suppression circuit, a fast response switch circuit, a fast response pressure relief circuit, one end of the surge/ESD suppression circuit and the input terminal and control terminal of the fast response switch circuit, and the power supply, respectively
  • the input end of the interface channel is connected to the control end of the quick response pressure relief circuit; the other end of the surge/ESD suppression circuit is grounded, the output end of the quick response switch circuit is connected to one end of the quick response pressure relief circuit, and the output end of the power interface circuit Connection; the other end of the quick response pressure relief circuit is grounded.
  • the surge/ESD suppression circuit when a surge occurs, the surge/ESD suppression circuit will first suppress the surge and clamp the surge voltage to a lower level; then, the fast response switching circuit will automatically shut down in an instant , Disconnect the connection between the input end of the power interface and the output end of the power interface; at the same time, the quick response pressure relief circuit is automatically turned on, and the output end of the power interface is short-circuited to the ground, thereby discharging the residual surge voltage.
  • the surge/ESD suppression circuit, fast response switch circuit, and quick response pressure relief circuit perform triple suppression protection on the surge to reduce the residual voltage of the surge, thereby effectively protecting the charging chip from damage. And compared with the way of connecting a transient suppression diode at the charging interface, the present disclosure achieves triple protection against surges under the condition that the added cost is not much, and achieves the goal of effectively protecting the charging chip.
  • the surge/ESD suppression circuit includes: a transient suppression diode 11, the cathode of the transient suppression diode 11 is respectively connected to the input terminal and control of the fast response switching circuit 20 Terminal, the input terminal VIN of the power interface path, and the control terminal of the quick response pressure relief circuit 30 are connected, and the anode of the transient suppression diode 11 is grounded.
  • the fast response switching circuit includes: a P-channel power MOS tube 21, a first capacitor 22 and a first resistor 23, the first capacitor 22 and the first resistor 23 are connected in series, and the end of the first capacitor 22 away from the first resistor 23 is connected to Between the P-channel power MOS tube 21 and the input terminal VIN of the power interface path, the end of the first resistor 23 away from the first capacitor 22 is grounded.
  • the source of the P-channel power MOS tube 21 is connected to the input terminal VIN
  • the negative electrode of the surge/ESD suppression circuit 11 is connected to one end of the first capacitor 22, the other end of the first capacitor 22 is connected to one end of the first resistor 23, the drain is connected to the output terminal VOUT of the power supply interface, and the gates are respectively The other end of the first capacitor 22 and one end of the first resistor 23 are connected, and the other end of the first resistor 23 is grounded.
  • the fast response pressure relief circuit 30 includes: an N-channel MOS transistor 31, a second capacitor 32 and a second resistor 33, the second capacitor 32 and the second resistor 33 are connected in series, and the end of the second resistor 33 away from the second capacitor 32 is grounded ,
  • the drain of the N-channel MOS tube 31 is connected to the output terminal VIN of the power supply interface, the drain of the P-channel power MOS tube 21, the source of the N-channel MOS tube 31 is grounded, the The gate is connected between the second capacitor 32 and the second resistor 33.
  • the end of the second capacitor 32 away from the second resistor 33 is respectively connected to the input terminal VIN of the power supply interface, the negative electrode of the transient suppression diode 11, and the P-channel power MOS tube
  • the source of 21 is connected to one end of the first capacitor 22.
  • a transient suppression diode (TVS) 11 is included.
  • the transient suppression diode (TVS) 11 will discharge the surge impact and realize the surge The first protection.
  • the implementation may also include a voltage-dividing resistor connected in series with the TVS.
  • the negative electrode of the transient suppression diode (TVS) 11 is connected to the input terminal (Vin, that is, the charging interface terminal, such as a USB interface) of the power supply interface, and the positive electrode of the transient suppression diode (TVS) 11 is grounded.
  • Vin the charging interface terminal, such as a USB interface
  • TVS 11 the positive electrode of the transient suppression diode (TVS) 11 is grounded.
  • Fast response switch circuit 20 including a P-channel power MOS tube (Q1) 21, first capacitor (C1) 22 and first resistor (R1) 23, Q1 will be turned off instantaneously when a surge occurs The second protection of the surge.
  • Q1 acts as a switch and is connected in series between the input terminal of the power interface (Vin, that is, the charging interface terminal, such as the USB interface) and the output terminal of the power interface (Vout, that is, the charging chip pin terminal); C1 and R1 form Q1 Control circuit.
  • C1 has the characteristics of "direct-through", when the surge occurs, due to the effect of C1, the voltage of the gate (G) of Q1 is the same as the voltage of the source (S), so that Q1 enters the off state; R1 is the discharge The resistor pulls the gate (G) of Q1 low at the end of the surge, thereby allowing Q1 to return to its on state.
  • the source (S) of Q1 is connected to the input (Vin) of the power interface, the negative electrode (C) of D1 and one end of C1, and the drain (D) of Q1 is connected to the output (Vout) of the power interface, that is, the charging chip tube
  • the foot end) is connected, and the gate (G) of Q1 is connected to the other end of C1 and one end of R1.
  • One end of C1 is connected to the input terminal (Vin) of the power interface, the negative electrode (C) of D1, and the source electrode (S) of Q1, and the other end of C1 is connected to one end of the gate (G) and R1 of Q1.
  • R1 One end of R1 is connected to the gate (G) of Q1 and the other end of C1, and the other end of R1 is grounded.
  • the response speed of Q1 is in the order of nanoseconds, while the surge is in the order of microseconds, so Q1 can quickly respond to the surge.
  • the capacitor C1 has the characteristic of preventing the voltage at both ends from abruptly changing. Therefore, the voltage of the gate (G) of Q1 and the source (S) of Q1 are equivalent, so that Q1 is in the off state, thereby connecting the power supply.
  • the output (Vout) is disconnected from the input (Vin).
  • the gate (G) of Q1 will be pulled down, so that Q1 will automatically return to the conductive state.
  • Quick response pressure relief circuit including an N-channel MOS tube (Q2) 31, second capacitor (C2) 32 and second resistor (R2) 33, Q2 will be turned on instantaneously when the surge occurs, to achieve the surge Third protection.
  • Q2 acts as a switch and is connected in parallel to the output terminal (Vout) of the power supply interface; C2 and R2 form the control circuit of Q2.
  • C2 has the characteristics of "direct-through", when the surge occurs, due to the effect of C2, the gate of Q2 is high, so that Q2 enters the conductive state; R2 is the bleeder resistance, Q2 will be at the end of the surge The gate of is pulled low, allowing Q2 to return to the off state.
  • the drain (D) of Q2 is connected to the output (Vout) of the power supply interface, the drain (D) of Q1, the source (S) of Q2 is grounded, and the gate (G) of Q2 is connected to one end of C2 and R2 connection.
  • One end of C2 is connected to the gate (G) of Q2 and one end of R2, the other end of C2 is connected to the input terminal (Vin) of the power supply interface, the negative electrode (C) of D1, the source (S) of Q1, and one end of C1 Connected.
  • One end of R2 is connected to the gate (G) of Q2 and one end of C2, and the other end of R2 is grounded.
  • the response speed of Q2 is in the order of nanoseconds, while the surge is in the order of microseconds, so Q2 can quickly respond to the surge.
  • the fast response switching circuit 20 may include: a PNP-type power transistor (not shown), a first capacitor 22 and a first resistor 23, the first capacitor 22 and the first The resistor 23 is connected in series, the end of the first capacitor 22 far away from the first resistor 23 is connected between the PNP power transistor 24 and the input terminal VIN of the power interface path, the end of the first resistance far away from the first capacitor is grounded,
  • the emitter of the PNP power transistor is connected to the input terminal of the power interface, the negative electrode of the surge/ESD suppression circuit, and the first capacitor one end, the other end of the first capacitor is connected to the first resistor one end, the PNP power transistor
  • the collector of is connected to the output end of the power interface, the base of the PNP power transistor is connected to the other end of the first capacitor and the first end of the first resistor, respectively, and the other end of the first resistor is grounded.
  • the quick response pressure relief circuit may include:
  • An NPN transistor (not shown), a second capacitor 32 and a second resistor 33, the second capacitor 32 and the second resistor 33 are connected in series, the end of the second resistor 33 away from the second capacitor 32 is grounded, and the collector of the NPN transistor It is connected to the output of the power interface and the collector of the PNP power transistor, the emitter of the NPN transistor is grounded, the base of the NPN transistor is connected between the second capacitor and the second resistor, and the second capacitor is away from the second resistor
  • One end of is connected to the input end of the power supply interface, the negative electrode of the transient suppression diode, the emitter of the PNP power transistor, and one end of the first capacitor.
  • an embodiment of the present disclosure also provides a surge protection terminal for a power interface.
  • the surge protection terminal for the power interface includes: a power interface and a surge protection circuit for the power interface, and the surge protection circuit for the power interface includes :Surge/ESD suppression circuit, fast response switching circuit, fast response pressure relief circuit, one end of the surge/ESD suppression circuit and the input terminal and control terminal of the fast response switch circuit, the input terminal of the power supply interface path, fast response relief
  • the control terminal of the pressure circuit is connected; the other end of the surge/ESD suppression circuit is grounded, and the output terminal of the quick response switch circuit is connected to one end of the quick response pressure relief circuit and the output terminal of the power supply interface circuit; One end is grounded.
  • the surge/ESD suppression circuit includes: a transient suppression diode, the negative electrode of the transient suppression diode and the input terminal and control terminal of the fast response switching circuit, the input terminal of the power interface path, fast In response to the control terminal connection of the pressure relief circuit, the positive pole is grounded.
  • the fast response switching circuit includes: a P-channel power MOS transistor, a first capacitor and a first resistor, the first capacitor and the first resistor are connected in series, and the end of the first capacitor away from the first resistor is connected to P Between the channel power MOS tube and the input end of the power supply interface path, the end of the first resistor away from the first capacitor is grounded, and the source of the P-channel power MOS tube is connected to the input end of the power supply interface and the surge/ESD suppression circuit, respectively.
  • the negative electrode is connected to one end of the first capacitor, the other end of the first capacitor is connected to one end of the first resistor, the drain is connected to the output terminal of the power supply interface, and the gate is connected to the other end of the first capacitor and the first resistor One end is connected, and the other end of the first resistor is grounded.
  • the fast response switching circuit includes: a PNP-type power transistor, a first capacitor and a first resistor, the first capacitor and the first resistor are connected in series, and the end of the first capacitor away from the first resistor is connected to the PNP-type power Between the triode and the input end of the power supply interface path, the end of the first resistor away from the first capacitor is grounded.
  • the emitter of the PNP power transistor is connected to the input end of the power supply interface, the negative electrode of the surge/ESD suppression circuit, and the first capacitor.
  • One end is connected, the other end of the first capacitor is connected to one end of the first resistor, the collector of the PNP power triode is connected to the output end of the power interface, the base of the PNP power triode is connected to the other end of the first capacitor, One end of the first resistor is connected, and the other end of the first resistor is grounded.
  • the fast response pressure relief circuit includes: an N-channel MOS transistor, a second capacitor and a second resistor, the second capacitor and the second resistor are connected in series, the end of the second resistor away from the second capacitor is grounded, NPN
  • the collector of the transistor is connected to the output of the power interface and the collector of the PNP power transistor.
  • the emitter of the NPN transistor is grounded.
  • the base of the NPN transistor is connected between the second capacitor and the second resistor.
  • the ends of the two capacitors far away from the second resistor are respectively connected to the input end of the power supply interface, the negative electrode of the transient suppression diode, the emitter of the PNP power transistor, and one end of the first capacitor.
  • the fast response pressure relief circuit includes: an NPN transistor, a second capacitor, and a second resistor, the second capacitor and the second resistor are connected in series, the end of the second resistor away from the second capacitor is grounded, and the NPN transistor
  • the emitter is connected to the output of the power interface and the drain of the P-channel power MOS tube, the collector of the NPN transistor is grounded, and the base of the NPN transistor is connected between the second capacitor and the second resistor.
  • the ends of the two capacitors away from the second resistor are respectively connected to the input end of the power supply interface, the negative electrode of the transient suppression diode, the source of the P-channel power MOS tube, and one end of the first capacitor.
  • the surge protection circuit of the power supply interface in the surge protection terminal of the power supply interface in this embodiment is the same as that in the foregoing implementation, and is not repeated here.
  • an embodiment of the present disclosure also proposes a surge voltage relief method for a power interface.
  • the surge voltage discharge method of the power interface includes: step S10, receiving an externally input surge voltage; step S20, the surge/ESD suppression circuit discharges the surge voltage to obtain a residual surge Step S30, the quick response switch circuit will be automatically turned off in an instant, disconnecting the connection between the input terminal of the power interface and the output terminal of the power interface, the quick response pressure relief circuit is automatically turned on, and the output terminal of the power interface is shorted to ground. In order to release the residual pressure of the surge.
  • This embodiment is based on the circuit in any of the above embodiments.
  • the surge/ESD suppression circuit first discharges the surge and clamps the surge voltage to a low Level, that is, the residual voltage of the surge is obtained; then, the quick response switch circuit will be automatically turned off in an instant, disconnecting the connection between the input terminal (Vin) and the output terminal (Vout) of the power interface; The circuit is automatically turned on, and the output terminal (Vout) of the power interface is short-circuited to the ground, so as to discharge the residual voltage of the surge.
  • the fast-response switching circuit automatically restores the on-state
  • the fast-response pressure relief circuit automatically restores the off-state to ensure that the charging function is normal.
  • the present disclosure performs triple protection against surge, which can minimize the residual voltage of the surge and greatly improve the reliability of the protection circuit. Only a limited number of discrete devices need to be added, which is simple to implement, has obvious power efficiency and lower cost. The present disclosure can simultaneously effectively protect ESD and power supply overshoot without adding additional circuits.
  • the present disclosure can simply and effectively discharge the surge voltage of the power interface.
  • the surge/ESD suppression circuit will first suppress the surge and clamp the surge voltage to a lower level; then, the fast response switching circuit will automatically shut down in an instant , Disconnect the connection between the input end of the power interface and the output end of the power interface; at the same time, the quick response pressure relief circuit is automatically turned on, and the output end of the power interface is short-circuited to the ground, thereby discharging the residual surge voltage.
  • the surge/ESD suppression circuit, fast response switch circuit, and quick response pressure relief circuit perform triple suppression protection on the surge to reduce the residual voltage of the surge, thereby effectively protecting the charging chip from damage. And compared with the way of connecting a transient suppression diode at the charging interface, the present disclosure achieves triple protection against surges with little added cost, and achieves the goal of effectively protecting the charging chip.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Emergency Protection Circuit Devices (AREA)

Abstract

L'invention concerne un circuit de protection contre les surtensions pour interface d'alimentation, comprenant : un circuit de suppression de surtension/décharge électrostatique (ESD) (10), un circuit interrupteur à réponse rapide (20) et un circuit de purge de tension à réponse rapide (30), une extrémité du circuit de suppression de surtension/décharge électrostatique (10) étant connectée séparément à une borne d'entrée et une borne de commande du circuit interrupteur à réponse rapide (20), à une borne d'entrée d'un chemin d'interface d'alimentation et à une borne de commande du circuit de purge de tension à réponse rapide (30) ; l'autre extrémité du circuit de suppression de surtension/décharge électrostatique (10) étant mise à la masse, et une borne de sortie du circuit interrupteur à réponse rapide (20) étant connectée à une extrémité du circuit de purge de tension à réponse rapide (30) et à une borne de sortie d'un circuit d'interface d'alimentation ; et l'autre extrémité du circuit de purge de tension à réponse rapide (30) étant mise à la masse. De plus, une borne à protection contre les surtensions et un procédé de purge de surtension pour l'interface d'alimentation sont en outre décrits.
PCT/CN2019/122784 2018-12-14 2019-12-03 Circuit de protection contre les surtensions, borne à protection contre les surtensions et procédé de purge de surtension pour interface d'alimentation WO2020119531A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201811540253.2 2018-12-14
CN201811540253.2A CN111327030A (zh) 2018-12-14 2018-12-14 电源接口的浪涌保护电路、终端和浪涌电压泄放方法

Publications (1)

Publication Number Publication Date
WO2020119531A1 true WO2020119531A1 (fr) 2020-06-18

Family

ID=71075327

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/122784 WO2020119531A1 (fr) 2018-12-14 2019-12-03 Circuit de protection contre les surtensions, borne à protection contre les surtensions et procédé de purge de surtension pour interface d'alimentation

Country Status (2)

Country Link
CN (1) CN111327030A (fr)
WO (1) WO2020119531A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115833285B (zh) * 2021-11-01 2023-12-08 宁德时代新能源科技股份有限公司 泄放电路、电池管理系统、电池、保护方法及用电装置
CN113852060A (zh) * 2021-11-25 2021-12-28 江苏长晶科技有限公司 一种主动式热插拔输入保护电路
CN117767244B (zh) * 2024-02-20 2024-05-14 成都市易冲半导体有限公司 接口保护电路及接口设备

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011083043A (ja) * 2009-10-02 2011-04-21 Yamaha Corp 電源電圧制御回路
CN205544257U (zh) * 2016-01-18 2016-08-31 北京福航盛迪科技有限公司 一种自投切浪涌保护器
CN107979064A (zh) * 2018-01-15 2018-05-01 东莞博力威电池有限公司 一种接口保护电路
CN108054743A (zh) * 2017-12-22 2018-05-18 上海艾为电子技术股份有限公司 一种负载开关集成电路及电子设备

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106451385B (zh) * 2015-08-06 2019-01-01 天钰科技股份有限公司 静电放电保护电路与集成电路
CN108574263A (zh) * 2017-03-10 2018-09-25 深圳市三诺声智联股份有限公司 一种过压及浪涌保护电路
CN107230965A (zh) * 2017-08-07 2017-10-03 东莞博力威电池有限公司 端口多级保护电路

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011083043A (ja) * 2009-10-02 2011-04-21 Yamaha Corp 電源電圧制御回路
CN205544257U (zh) * 2016-01-18 2016-08-31 北京福航盛迪科技有限公司 一种自投切浪涌保护器
CN108054743A (zh) * 2017-12-22 2018-05-18 上海艾为电子技术股份有限公司 一种负载开关集成电路及电子设备
CN107979064A (zh) * 2018-01-15 2018-05-01 东莞博力威电池有限公司 一种接口保护电路

Also Published As

Publication number Publication date
CN111327030A (zh) 2020-06-23

Similar Documents

Publication Publication Date Title
US20200212672A1 (en) Protection Circuit
WO2020119531A1 (fr) Circuit de protection contre les surtensions, borne à protection contre les surtensions et procédé de purge de surtension pour interface d'alimentation
US9531187B2 (en) Overvoltage protection device
EP3261121B1 (fr) Circuit de protection contre les surtensions
TWI517511B (zh) 保護電路及具有保護電路的電子裝置
KR102015295B1 (ko) 로드 스위치 집적 회로 및 전자 디바이스
US20210359532A1 (en) Charging circuit and electronic device
CN116667301B (zh) 一种兼容性强的冲击电流抑制电路
US10910822B2 (en) Control of a power transistor with a drive circuit
CN215733481U (zh) 一种优化的防反接保护及冲击电流抑制电路
CN107979281B (zh) 一种输入电压分压模块及过压保护开关
CN108400578B (zh) 一种高压esd保护电路
CN108512191B (zh) 浪涌保护电路、电子设备及电路的浪涌防护方法
CN215185854U (zh) 浪涌保护电路
CN114188927B (zh) 一种快速响应抗闩锁的静电浪涌保护集成电路
CN106849926B (zh) 一种宽压nmos开关控制电路
AU2015201523B2 (en) Residual current protection device
CN113852060A (zh) 一种主动式热插拔输入保护电路
CN114498596A (zh) 静电保护电路、静电保护方法及集成电路
CN215990187U (zh) 过压保护电路、过压保护系统和电子设备
CN108777572B (zh) 一种半导体管保护电路及方法
CN212162799U (zh) 一种多重电源保护及重启电路
CN219041395U (zh) 一种电源保护电路及电压保护器
CN113036741B (zh) 一种短路保护电路
CN216449626U (zh) 测试夹具的保护电路

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19896980

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 22/10/2022)

122 Ep: pct application non-entry in european phase

Ref document number: 19896980

Country of ref document: EP

Kind code of ref document: A1