WO2020062829A1 - Fin-type super-junction power semiconductor transistor and preparation method therefor - Google Patents
Fin-type super-junction power semiconductor transistor and preparation method therefor Download PDFInfo
- Publication number
- WO2020062829A1 WO2020062829A1 PCT/CN2019/081807 CN2019081807W WO2020062829A1 WO 2020062829 A1 WO2020062829 A1 WO 2020062829A1 CN 2019081807 W CN2019081807 W CN 2019081807W WO 2020062829 A1 WO2020062829 A1 WO 2020062829A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- type
- body region
- type body
- epitaxial layer
- region
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 24
- 238000002360 preparation method Methods 0.000 title abstract description 4
- 210000000746 body region Anatomy 0.000 claims abstract description 104
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 24
- 229920005591 polysilicon Polymers 0.000 claims abstract description 24
- 239000000758 substrate Substances 0.000 claims abstract description 11
- 238000000034 method Methods 0.000 claims description 10
- 239000007943 implant Substances 0.000 claims description 9
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 6
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 6
- 229910052785 arsenic Inorganic materials 0.000 claims description 6
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 6
- 229910052796 boron Inorganic materials 0.000 claims description 6
- 229910052698 phosphorus Inorganic materials 0.000 claims description 5
- 239000011574 phosphorus Substances 0.000 claims description 5
- 238000000137 annealing Methods 0.000 claims description 3
- 238000000151 deposition Methods 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims description 3
- 239000000463 material Substances 0.000 claims description 3
- 229910052751 metal Inorganic materials 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 3
- 239000002210 silicon-based material Substances 0.000 claims description 3
- 230000015556 catabolic process Effects 0.000 abstract description 2
- 230000005669 field effect Effects 0.000 description 5
- 230000007423 decrease Effects 0.000 description 3
- 238000012938 design process Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 239000000306 component Substances 0.000 description 1
- 239000008358 core component Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/62—Fin field-effect transistors [FinFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/024—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/514—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the insulating layers
Definitions
- the invention relates to the technical field of power semiconductor devices, and in particular, to a fin-type super-junction power semiconductor transistor and a preparation method thereof.
- MOSFETs power metal-oxide-semiconductor field-effect transistors
- the concept of "super-junctions" was introduced in the early 1990s, replacing the traditional P-pillars and N-pillars with traditional ones.
- the N drift region of the power device thereby effectively reducing the on-resistance and obtaining a lower on-power consumption.
- the field effect transistor with super-junction structure has performed well in reducing the on-resistance, but still has not reached the ideal expectation.
- the present invention proposes a fin-type super-junction power semiconductor transistor and a method for manufacturing the same, under the premise of ensuring breakdown voltage, further reducing the on-resistance, reducing the turn-on speed of the device, and reducing EMI noise.
- the invention proposes a fin-type super-junction power semiconductor transistor capable of further reducing the on-resistance and effectively reducing the EMI noise of the device and a method for manufacturing the same in view of the above-mentioned shortcomings.
- a fin-type super-junction power semiconductor transistor includes an N-type substrate, an N-type epitaxial layer is provided on the N-type substrate, and columnar first P-type body regions are respectively provided on both sides of the N-type epitaxial layer.
- a second P-type body region is also provided on both sides in the N-type epitaxial layer.
- the columnar first P-type body region and the second P-type body region on the same side are in contact with each other.
- There is a first N-type heavily doped source region a third P-type body region is provided on the top of the N-type epitaxial layer, and a second N-type heavily doped source region is provided at each end of the third P-type body region.
- gate polysilicon is provided on both sides of the third P-type body region, and the second P-type body region is covered under the gate polysilicon, and between the gate polysilicon and the second P-type body region, A gate oxide layer is provided between the N-type epitaxial layer and the third P-type body region.
- the columnar first P-type body region, the second P-type body region, and a portion of the N-type epitaxial layer are lower than those of the third P-type body region. lower surface.
- a fin-type super-junction power semiconductor transistor characterized in that the first N-type heavily doped source region on the surface of the second P-type body region ends at the outer boundary of the gate oxide layer,
- the second P-type body region is synchronously convex to the outside of the transistor and has a pulse shape.
- the first step first select an N-type silicon material as a substrate and epitaxially grow an N-type epitaxial layer;
- the second step using a mask to selectively etch deep trenches on the N-type epitaxial layer, and backfill the P-type material to form a columnar first P-type body region;
- Step 3 Etching the N-type epitaxial layer selectively to form a step-shaped epitaxial layer
- the fourth step using a mask to selectively implant boron into the step-shaped N-type epitaxial layer, and form a second P-type body region and a third P-type body region after annealing;
- Step 5 Use a mask to selectively implant ion arsenic or phosphorus on the surface of the second P-type body region to form a convex N-type heavily doped source region, and selectively implant ion arsenic or phosphorus on the surface of the third P-type body region to form N-type heavily doped source region;
- Step 6 Boron is implanted on the upper surface of the columnar first P-type body region, the second P-type body region, and the third P-type body region with high energy (80KeV-200KeV) to form a P-type heavily doped semiconductor contact region;
- the seventh step thermally growing on the surface of the N-type epitaxial layer to form a gate oxide layer, and then depositing a layer of polysilicon;
- Step 8 Use a mask to etch excess polysilicon to form gate polysilicon
- Ninth step deposit an oxide layer as a contact insulating layer, selectively etch the insulating layer, and form a contact hole on the surface of the N-type epitaxial layer;
- Step 10 The source metal is deposited to form a good ohmic contact or Schottky contact with the second P-type body region and the third P-type body region.
- the present invention has the following advantages:
- the device of the present invention uses a fin gate polysilicon gate 10 to separate the P-type body region, so that it forms a second P-type body region 4 and a third P-type body region 5 which are separated from each other, thereby increasing the conductive channel, and further Reduce on-resistance.
- the pillar-shaped first P-type body region is connected to the second P-type body region.
- the gate polysilicon 10 in the device of the present invention separates the second P-type body region 4 and the third P-type body region 5 from each other.
- the conductive channel of the device of the present invention is increased, so that the on-resistance of the device is further reduced, and the on-power consumption is reduced.
- the outer boundary of the gate polysilicon 10 and the gate oxide layer 9 synchronously protrudes to the outside of the transistor with the boundary of the first N-type heavily doped source region 6 and has a pulse shape, which increases the gate-drain capacitance and effectively reduces The device EMI noise.
- the contact area between the gate oxide layer 9 having a pulse shape and the N-type epitaxial layer 2 is increased, and the covering capacitance formed by the gate and the drain is increased, so that the total gate leakage capacity of the device is increased. Large, so the transistor turn-on speed is reduced, the rate of change of current and voltage with time is reduced, and the device EMI noise is reduced.
- the device structure design process of the present invention retains the design process of the traditional trench metal oxide semiconductor field effect transistor structure, and has a simple process and high feasibility.
- FIG. 1 shows a three-dimensional perspective view of a conventional trench superjunction power semiconductor transistor.
- FIG. 2 is a three-dimensional perspective view of a novel fin-type super-junction power semiconductor transistor according to the present invention.
- FIG. 3 to FIG. 8 are process flow diagrams of a method for preparing a novel fin-type super-junction power semiconductor transistor according to the present invention.
- the device of the present invention uses fin-type gate polysilicon and a gate oxide layer to separate the second P-type body region and the third P-type body region from each other.
- an inversion channel can be formed in the second P-type body region and the third P-type body region.
- a large number of electrons flow from the source region to the drain through multiple conductive channels, and the forward conduction current increases and turns on. The resistance is further reduced.
- the lower surface boundary of the gate polysilicon and the gate oxide layer in the device extends laterally toward the columnar first P-type body region along with the boundary of the N-type heavily doped source region, the contact area between the gate oxide layer and the N-type epitaxial layer increases.
- the increase in the covered capacitance with the drain increases the total gate leakage capacitance of the device, so the transistor turn-on speed decreases, the rate of change of current and voltage with time decreases, and the EMI noise level of the device decreases.
- the device preparation method retains a design process of a conventional trench metal oxide semiconductor field effect transistor structure, and has a simple process and high feasibility.
- a fin-type super-junction power semiconductor transistor includes: an N-type substrate 1, an N-type epitaxial layer 2 is provided on the N-type substrate 1, and an N-type epitaxial layer 2 is provided.
- a columnar first P-type body region 3 is provided on both sides of the inner side, and a second P-type body region 4 is provided on both sides of the N-type epitaxial layer 2.
- the columnar first P-type body region 3 is located on the same side.
- a first N-type heavily doped source region 6 is provided on the surface of the second P-type body region 4
- a third P-type body region 5 is provided on top of the N-type epitaxial layer 2.
- a second N-type heavily doped source region 7 is provided at both ends of the surface of the third P-type body region 5, and gate polysilicon 10 is provided on both sides of the third P-type body region 5, respectively, and the gate polysilicon is
- the second P-type body region 4 is covered under 10, and a gate oxide layer 9 is provided between the gate polysilicon 10 and the second P-type body region 4, the N-type epitaxial layer 2 and the third P-type body region 5,
- the columnar first P-type body region 3, the second P-type body region 4, and a portion of the N-type epitaxial layer 2 are lower than the lower surface of the third P-type body region 5.
- the first N-type heavily doped source region 6 on the surface of the second P-type body region 4 stops at the outer boundary of the gate oxide layer 9, and the first N-type heavily doped source region 6 and the second P-type region
- the body region 4 is synchronously convex to the outside of the transistor and has a pulse shape.
- a method for manufacturing a fin-type super-junction power semiconductor transistor :
- the first step first select an N-type silicon material as a substrate and epitaxially grow an N-type epitaxial layer;
- the second step using a mask to selectively etch deep trenches on the N-type epitaxial layer, and backfill the P-type material to form a columnar first P-type body region;
- Step 3 Etching the N-type epitaxial layer selectively to form a step-shaped epitaxial layer
- the fourth step using a mask to selectively implant boron into the step-shaped N-type epitaxial layer, and form a second P-type body region and a third P-type body region after annealing;
- Step 5 Use a mask to selectively implant ion arsenic or phosphorus on the surface of the second P-type body region to form a convex N-type heavily doped source region, and selectively implant ion arsenic or phosphorus on the surface of the third P-type body region to form N-type heavily doped source region;
- Step 6 Boron is implanted on the upper surface of the columnar first P-type body region, the second P-type body region, and the third P-type body region with high energy (80kev-200kev) to form a P-type heavily doped semiconductor contact region;
- the seventh step thermally growing on the surface of the N-type epitaxial layer to form a gate oxide layer, and then depositing a layer of polysilicon;
- Step 8 Use a mask to etch excess polysilicon to form gate polysilicon
- Ninth step deposit an oxide layer as a contact insulating layer, selectively etch the insulating layer, and form a contact hole on the surface of the N-type epitaxial layer;
- Step 10 The source metal is deposited to form a good ohmic contact or Schottky contact with the second P-type body region and the third P-type body region.
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
Description
本发明涉及功率半导体器件技术领域，具体涉及一种鳍式超结功率半导体晶体管及其制备方法。The invention relates to the technical field of power semiconductor devices, and in particular, to a fin-type super-junction power semiconductor transistor and a preparation method thereof.
功率半导体器件作为电力电子系统中的核心元件，自20世纪70年代发明以来，一直是现代生活不可或缺的重要电子元件。过去三十年里，功率金属氧化物半导体场效应管(MOSFET)取得了飞跃式的发展，20世纪90年代初提出了“超结”的概念，利用相互交替的P柱与N柱代替传统的功率器件的N漂移区，从而有效降低了导通电阻，得到较低的导通功耗。相比于传统MOSFET，具有超结结构的场效应管虽然在降低导通电阻方面已经有不错的表现，但是仍然没有达到理想的预期。20世纪90年代末胡正明教授提出了鳍式场效应晶体管，鳍式结构的栅增大了沟道面积，加强了栅对沟道的控制。鉴于此，本发明提出一种鳍式超结功率半导体晶体管及其制备方法，在保证击穿电压的前提下进一步降低导通电阻，降低器件开启速度，降低EMI噪声。Power semiconductor devices, as the core components in power electronic systems, have been an indispensable electronic component in modern life since they were invented in the 1970s. Over the past three decades, power metal-oxide-semiconductor field-effect transistors (MOSFETs) have achieved rapid development. The concept of "super-junctions" was introduced in the early 1990s, replacing the traditional P-pillars and N-pillars with traditional ones. The N drift region of the power device, thereby effectively reducing the on-resistance and obtaining a lower on-power consumption. Compared with the traditional MOSFET, the field effect transistor with super-junction structure has performed well in reducing the on-resistance, but still has not reached the ideal expectation. In the late 1990s, Professor Hu Zhengming proposed a fin-type field effect transistor. The gate of the fin structure increases the channel area and strengthens the gate's control over the channel. In view of this, the present invention proposes a fin-type super-junction power semiconductor transistor and a method for manufacturing the same, under the premise of ensuring breakdown voltage, further reducing the on-resistance, reducing the turn-on speed of the device, and reducing EMI noise.
发明内容Summary of the Invention
本发明针对上述不足提出了一种能够进一步降低导通电阻，并且有效降低器件EMI噪声的鳍式超结功率半导体晶体管及其制备方法。The invention proposes a fin-type super-junction power semiconductor transistor capable of further reducing the on-resistance and effectively reducing the EMI noise of the device and a method for manufacturing the same in view of the above-mentioned shortcomings.
本发明采用如下结构技术方案：The present invention adopts the following structural technical solution:
一种鳍式超结功率半导体晶体管，包括：N型衬底，在N型衬底上设有N型外延层，在N型外延层内的两侧分别设有柱状第一P型体区，在N型外延层内的两侧还分别设有第二P型体区，位于同侧的柱状第一P型体区和第二P型体区相触及，在第二P型体区表面设有第一N型重掺杂源区，在N型外延层的顶部设有第三P型体区，在第三P型体区表面两端分别设有第二N型重掺杂源区，其特征在于，第三P型体区的两侧分别设有栅极多晶硅，且所述栅极多晶硅的下方覆盖所述第二P型体区，在栅极多晶硅与第二P型体区、N型外延层及第三P型体区之间设有栅氧化层，所述柱状第一P型体区、第二P型体区及部分N型外延层低于第三P型体区的下表面。A fin-type super-junction power semiconductor transistor includes an N-type substrate, an N-type epitaxial layer is provided on the N-type substrate, and columnar first P-type body regions are respectively provided on both sides of the N-type epitaxial layer. A second P-type body region is also provided on both sides in the N-type epitaxial layer. The columnar first P-type body region and the second P-type body region on the same side are in contact with each other. There is a first N-type heavily doped source region, a third P-type body region is provided on the top of the N-type epitaxial layer, and a second N-type heavily doped source region is provided at each end of the third P-type body region. It is characterized in that gate polysilicon is provided on both sides of the third P-type body region, and the second P-type body region is covered under the gate polysilicon, and between the gate polysilicon and the second P-type body region, A gate oxide layer is provided between the N-type epitaxial layer and the third P-type body region. The columnar first P-type body region, the second P-type body region, and a portion of the N-type epitaxial layer are lower than those of the third P-type body region. lower surface.
一种鳍式超结功率半导体晶体管，其特征在于，第二P型体区表面的第一N型重掺杂源区止于栅氧化层的外侧边界，第一N型重掺杂源区与第二P型体区向晶体管外侧同步外凸并呈脉冲形状。A fin-type super-junction power semiconductor transistor, characterized in that the first N-type heavily doped source region on the surface of the second P-type body region ends at the outer boundary of the gate oxide layer, The second P-type body region is synchronously convex to the outside of the transistor and has a pulse shape.
本发明提供如下方法技术方案：The present invention provides the following method technical solutions:
第一步：首先选取N型硅材料作为衬底并外延生长N型外延层；The first step: first select an N-type silicon material as a substrate and epitaxially grow an N-type epitaxial layer;
第二步：利用掩膜板在N型外延层上选择刻蚀出深沟槽，回填P型材料形成柱状第一P型体区；The second step: using a mask to selectively etch deep trenches on the N-type epitaxial layer, and backfill the P-type material to form a columnar first P-type body region;
第三步：选择性刻蚀N型外延层形成台阶形外延层；Step 3: Etching the N-type epitaxial layer selectively to form a step-shaped epitaxial layer;
第四步：利用掩膜板对台阶形N型外延层选择性注入硼，退火后形成第二P型体区和第三P型体区；The fourth step: using a mask to selectively implant boron into the step-shaped N-type epitaxial layer, and form a second P-type body region and a third P-type body region after annealing;
第五步：利用掩膜板在第二P型体区表面选择性注入离子砷或磷形成凸形N型重掺杂源区，在第三P型体区表面选择性注入离子砷或磷形成N型重掺杂源区；Step 5: Use a mask to selectively implant ion arsenic or phosphorus on the surface of the second P-type body region to form a convex N-type heavily doped source region, and selectively implant ion arsenic or phosphorus on the surface of the third P-type body region to form N-type heavily doped source region;
第六步：在柱状第一P型体区、第二P型体区、第三P型体区上表面选择性高能量(80KeV～200KeV)注入硼形成P型重掺杂半导体接触区；Step 6: Boron is implanted on the upper surface of the columnar first P-type body region, the second P-type body region, and the third P-type body region with high energy (80KeV-200KeV) to form a P-type heavily doped semiconductor contact region;
第七步：在N型外延层表面热生长形成栅氧化层，再淀积一层多晶硅；The seventh step: thermally growing on the surface of the N-type epitaxial layer to form a gate oxide layer, and then depositing a layer of polysilicon;
第八步：利用掩膜板刻蚀多余的多晶硅形成栅极多晶硅；Step 8: Use a mask to etch excess polysilicon to form gate polysilicon;
第九步：淀积一层氧化层作为接触绝缘层，选择性刻蚀绝缘层，在N型外延层表面形成接触孔；Ninth step: deposit an oxide layer as a contact insulating layer, selectively etch the insulating layer, and form a contact hole on the surface of the N-type epitaxial layer;
第十步：淀积制作源极金属，且源极金属与第二P型体区和第三P型体区形成良好的欧姆接触或肖特基接触。Step 10: The source metal is deposited to form a good ohmic contact or Schottky contact with the second P-type body region and the third P-type body region.
与现有技术相比，本发明具有如下优点：Compared with the prior art, the present invention has the following advantages:
1.本发明器件利用鳍式栅极多晶硅栅10对P型体区分隔，使其形成相互分离的第二P型体区4与第三P型体区5，从而使导电沟道增加，进一步降低导通电阻。传统超结结构器件中，柱状第一P型体区与第二P型体区相连，器件导通时，只有第二P型体区内形成反型沟道，电子从N型重掺杂源区经过沟道流向漏极。本发明器件中栅极多晶硅10使第二P型体区4与第三P型体区5相互分离。器件导通时，第二P型体区4与第三P型体区5内分别形成横向和纵向反型沟道，大量电子从源极通过横向和纵向的多个导电沟道流向漏极，正向导通电流增加。因此，相比于传统超结结构器件，本发明器件导电沟道增加，使得器件导通电阻进一步降低，导通功耗降低。1. The device of the present invention uses a fin
2.本发明器件中栅极多晶硅10和栅氧化层9的外侧边界随第一N型重掺杂源区6边界向晶体管外侧同步外凸并呈脉冲形状，使得栅漏电容增大，有效降低了器件EMI噪声。与传统器件相比，本发明器件中，边界呈脉冲形状的栅氧化层9与N型外延层2的接触面积增加，栅极与漏极形成的覆盖电容增大，使得器件总栅漏电容增大，因此晶体管开启速度降低，电流与电压随时间的变化率降低，器件EMI噪声降低。2. In the device of the present invention, the outer boundary of the
3.本发明器件结构设计工艺保留了传统沟槽金属氧化物半导体型场效应晶体管结构 的设计工艺，工艺简单，可行性高。3. The device structure design process of the present invention retains the design process of the traditional trench metal oxide semiconductor field effect transistor structure, and has a simple process and high feasibility.
图1所示为传统沟槽超结功率半导体晶体管的三维立体图。FIG. 1 shows a three-dimensional perspective view of a conventional trench superjunction power semiconductor transistor.
图2所示为本发明提出的新型鳍式超结功率半导体晶体管的三维立体图。FIG. 2 is a three-dimensional perspective view of a novel fin-type super-junction power semiconductor transistor according to the present invention.
图3～图8所示为本发明提出的新型鳍式超结功率半导体晶体管制备方法的工艺流程图。FIG. 3 to FIG. 8 are process flow diagrams of a method for preparing a novel fin-type super-junction power semiconductor transistor according to the present invention.
本发明器件利用鳍式栅极多晶硅和栅氧化层使第二P型体区与第三P型体区相互分离。器件导通时，第二P型体区与第三P型体区内均可形成反型沟道，大量电子从源区通过多个导电沟道流向漏极，正向导通电流增加，导通电阻进一步降低。并且，由于器件中栅极多晶硅和栅氧化层下表面边界随N型重掺杂源区边界横向向柱状第一P型体区延伸，栅氧化层与N型外延层的接触面积增加，栅极与漏极形成的覆盖电容增大，使得器件总栅漏电容增大，因此晶体管开启速度降低，电流与电压随时间的变化率降低，器件EMI噪声水平降低。所述器件制备方法保留了传统沟槽金属氧化物半导体型场效应晶体管结构的设计工艺，工艺简单，可行性高。The device of the present invention uses fin-type gate polysilicon and a gate oxide layer to separate the second P-type body region and the third P-type body region from each other. When the device is turned on, an inversion channel can be formed in the second P-type body region and the third P-type body region. A large number of electrons flow from the source region to the drain through multiple conductive channels, and the forward conduction current increases and turns on. The resistance is further reduced. In addition, because the lower surface boundary of the gate polysilicon and the gate oxide layer in the device extends laterally toward the columnar first P-type body region along with the boundary of the N-type heavily doped source region, the contact area between the gate oxide layer and the N-type epitaxial layer increases. The increase in the covered capacitance with the drain increases the total gate leakage capacitance of the device, so the transistor turn-on speed decreases, the rate of change of current and voltage with time decreases, and the EMI noise level of the device decreases. The device preparation method retains a design process of a conventional trench metal oxide semiconductor field effect transistor structure, and has a simple process and high feasibility.
实施例1Example 1
下面结合图2，对本发明进行详细说明，一种鳍式超结功率半导体晶体管，包括：N型衬底1，在N型衬底1上设有N型外延层2，在N型外延层2内的两侧分别设有柱状第一P型体区3，在N型外延层2内的两侧还分别设有第二P型体区4，位于同侧的柱状第一P型体区3和第二P型体区4相触及，在第二P型体区4表面设有第一N型重掺杂源区6，在N型外延层2的顶部设有第三P型体区5，在第三P型体区5表面两端分别设有第二N型重掺杂源区7，第三P型体区5的两侧分别设有栅极多晶硅10，且所述栅极多晶硅10的下方覆盖所述第二P型体区4，在栅极多晶硅10与第二P型体区4、N型外延层2及第三P型体区5之间设有栅氧化层9，所述柱状第一P型体区3、第二P型体区4及部分N型外延层2低于第三P型体区5的下表面。在本实施例中，第二P型体区4表面的第一N型重掺杂源区6止于栅氧化层9的外侧边界，第一N型重掺杂源区6与第二P型体区4向晶体管外侧同步外凸并呈脉冲形状。The present invention is described in detail below with reference to FIG. 2. A fin-type super-junction power semiconductor transistor includes: an N-
实施例2Example 2
下面结合图3～图8，对本发明进行详细说明，一种鳍式超结功率半导体晶体管的制备方法：The present invention is described in detail below with reference to FIGS. 3 to 8. A method for manufacturing a fin-type super-junction power semiconductor transistor:
第一步：首先选取N型硅材料作为衬底并外延生长N型外延层；The first step: first select an N-type silicon material as a substrate and epitaxially grow an N-type epitaxial layer;
第二步：利用掩膜板在N型外延层上选择刻蚀出深沟槽，回填P型材料形成柱状第一P型体区；The second step: using a mask to selectively etch deep trenches on the N-type epitaxial layer, and backfill the P-type material to form a columnar first P-type body region;
第三步：选择性刻蚀N型外延层形成台阶形外延层；Step 3: Etching the N-type epitaxial layer selectively to form a step-shaped epitaxial layer;
第四步：利用掩膜板对台阶形N型外延层选择性注入硼，退火后形成第二P型体区和第三P型体区；The fourth step: using a mask to selectively implant boron into the step-shaped N-type epitaxial layer, and form a second P-type body region and a third P-type body region after annealing;
第五步：利用掩膜板在第二P型体区表面选择性注入离子砷或磷形成凸形N型重掺杂源区，在第三P型体区表面选择性注入离子砷或磷形成N型重掺杂源区；Step 5: Use a mask to selectively implant ion arsenic or phosphorus on the surface of the second P-type body region to form a convex N-type heavily doped source region, and selectively implant ion arsenic or phosphorus on the surface of the third P-type body region to form N-type heavily doped source region;
第六步：在柱状第一P型体区、第二P型体区、第三P型体区上表面选择性高能量(80kev～200kev)注入硼形成P型重掺杂半导体接触区；Step 6: Boron is implanted on the upper surface of the columnar first P-type body region, the second P-type body region, and the third P-type body region with high energy (80kev-200kev) to form a P-type heavily doped semiconductor contact region;
第七步：在N型外延层表面热生长形成栅氧化层，再淀积一层多晶硅；The seventh step: thermally growing on the surface of the N-type epitaxial layer to form a gate oxide layer, and then depositing a layer of polysilicon;
第八步：利用掩膜板刻蚀多余的多晶硅形成栅极多晶硅；Step 8: Use a mask to etch excess polysilicon to form gate polysilicon;
第九步：淀积一层氧化层作为接触绝缘层，选择性刻蚀绝缘层，在N型外延层表面形成接触孔；Ninth step: deposit an oxide layer as a contact insulating layer, selectively etch the insulating layer, and form a contact hole on the surface of the N-type epitaxial layer;
第十步：淀积制作源极金属，且源极金属与第二P型体区和第三P型体区形成良好的欧姆接触或肖特基接触。Step 10: The source metal is deposited to form a good ohmic contact or Schottky contact with the second P-type body region and the third P-type body region.
Claims (3)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811155824.0 | 2018-09-29 | ||
| CN201811155824.0A CN109256428B (en) | 2018-09-29 | 2018-09-29 | A kind of fin-type superjunction power semiconductor transistor and preparation method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2020062829A1 true WO2020062829A1 (en) | 2020-04-02 |
Family
ID=65045208
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/CN2019/081807 WO2020062829A1 (en) | 2018-09-29 | 2019-04-08 | Fin-type super-junction power semiconductor transistor and preparation method therefor |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN109256428B (en) |
| WO (1) | WO2020062829A1 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109256428B (en) * | 2018-09-29 | 2021-07-09 | 东南大学 | A kind of fin-type superjunction power semiconductor transistor and preparation method thereof |
| CN113488525B (en) * | 2021-07-01 | 2023-05-26 | 重庆邮电大学 | Super-junction EA-SJ-FINFET device with charge accumulation effect |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4851889A (en) * | 1986-12-03 | 1989-07-25 | Fuji Electric Co., Ltd. | Insulated gate field effect transistor with vertical channel |
| US20090283799A1 (en) * | 2008-05-13 | 2009-11-19 | Infineon Technologies Ag | Reduced Free-Charge Carrier Lifetime Device |
| CN102347220A (en) * | 2010-07-22 | 2012-02-08 | 飞兆半导体公司 | Trench superjunction mosfet with thin epi process |
| CN106024910A (en) * | 2016-05-26 | 2016-10-12 | 东南大学 | Fin type fast recovery super-junction power semiconductor transistor and preparation method thereof |
| CN106206734A (en) * | 2016-07-11 | 2016-12-07 | 中国科学院微电子研究所 | Super junction MOS transistor |
| CN109256428A (en) * | 2018-09-29 | 2019-01-22 | 东南大学 | A kind of fin superjunction power semiconductor transistor and preparation method thereof |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9093522B1 (en) * | 2014-02-04 | 2015-07-28 | Maxpower Semiconductor, Inc. | Vertical power MOSFET with planar channel and vertical field plate |
| CN206163496U (en) * | 2016-10-17 | 2017-05-10 | 无锡同方微电子有限公司 | High pressure surpasses knot MOSFET device with buffer layer structure |
| CN107591453A (en) * | 2017-10-24 | 2018-01-16 | 贵州芯长征科技有限公司 | Groove grid super node MOSFET device and preparation method thereof |
-
2018
- 2018-09-29 CN CN201811155824.0A patent/CN109256428B/en active Active
-
2019
- 2019-04-08 WO PCT/CN2019/081807 patent/WO2020062829A1/en active Application Filing
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4851889A (en) * | 1986-12-03 | 1989-07-25 | Fuji Electric Co., Ltd. | Insulated gate field effect transistor with vertical channel |
| US20090283799A1 (en) * | 2008-05-13 | 2009-11-19 | Infineon Technologies Ag | Reduced Free-Charge Carrier Lifetime Device |
| CN102347220A (en) * | 2010-07-22 | 2012-02-08 | 飞兆半导体公司 | Trench superjunction mosfet with thin epi process |
| CN106024910A (en) * | 2016-05-26 | 2016-10-12 | 东南大学 | Fin type fast recovery super-junction power semiconductor transistor and preparation method thereof |
| CN106206734A (en) * | 2016-07-11 | 2016-12-07 | 中国科学院微电子研究所 | Super junction MOS transistor |
| CN109256428A (en) * | 2018-09-29 | 2019-01-22 | 东南大学 | A kind of fin superjunction power semiconductor transistor and preparation method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN109256428A (en) | 2019-01-22 |
| CN109256428B (en) | 2021-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108807548B (en) | Extensible SGT architecture with improved FOM | |
| CN110148629B (en) | A trench type silicon carbide MOSFET device and preparation method thereof | |
| TWI453919B (en) | Diode structure with controlled injection efficiency for fast switching | |
| CN101969073B (en) | Rapid superjunction longitudinal double-diffusion metal oxide semiconductor transistor | |
| TWI524522B (en) | Lateral double-diffused metal oxide semiconductor with cumulative gain implant and method of manufacturing same | |
| CN102148163B (en) | Methods for manufacturing superjunction structure and superjunction semiconductor device | |
| CN107785366B (en) | Device with integrated junction field effect transistor and method of making the same | |
| WO2017211105A1 (en) | Super-junction device, chip and manufacturing method therefor | |
| KR20100064263A (en) | A semiconductor device and method for manufacturing the same | |
| CN111048589A (en) | Power semiconductor integrated device | |
| CN102097480B (en) | N-type super-junction transverse double-diffusion metal oxide semiconductor tube | |
| CN106024905B (en) | A kind of low on-resistance lateral double-diffused metal-oxide semiconductor device | |
| CN112864246B (en) | Superjunction device and manufacturing method thereof | |
| CN114050187A (en) | An integrated trench gate power semiconductor transistor with low characteristic on-resistance | |
| WO2016058277A1 (en) | Shallow-trench semi-super-junction vdmos device and manufacturing method therefor | |
| CN106158973A (en) | A kind of accumulation type DMOS | |
| CN103515443B (en) | A kind of super junction power device and manufacture method thereof | |
| CN107785411A (en) | It is integrated with the device and its manufacture method of junction field effect transistor | |
| CN105870189B (en) | A Lateral Superjunction Double Diffused Metal Oxide Semiconductor Field Effect Transistor with Bulk Electric Field Modulation Effect | |
| CN107785365B (en) | Device with integrated junction field effect transistor and method of making the same | |
| WO2020062829A1 (en) | Fin-type super-junction power semiconductor transistor and preparation method therefor | |
| CN102097481B (en) | P-type super-junction transverse double-diffusion metal oxide semiconductor tube | |
| CN114361247A (en) | Trench gate metal oxide semiconductor field effect transistor and preparation method thereof | |
| CN201749852U (en) | Fast Superjunction Vertical Double-diffused Metal Oxide Semiconductor Transistor | |
| CN206059398U (en) | The groove grid super node MOSFET device of multiple-grid distribution |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 19867122 Country of ref document: EP Kind code of ref document: A1 |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 19867122 Country of ref document: EP Kind code of ref document: A1 |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 19867122 Country of ref document: EP Kind code of ref document: A1 |
|
| 32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 13.01.2022) |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 19867122 Country of ref document: EP Kind code of ref document: A1 |