WO2020019872A1 - Display device - Google Patents

Display device Download PDF

Info

Publication number
WO2020019872A1
WO2020019872A1 PCT/CN2019/089821 CN2019089821W WO2020019872A1 WO 2020019872 A1 WO2020019872 A1 WO 2020019872A1 CN 2019089821 W CN2019089821 W CN 2019089821W WO 2020019872 A1 WO2020019872 A1 WO 2020019872A1
Authority
WO
WIPO (PCT)
Prior art keywords
bus
data
serial
communication
mode
Prior art date
Application number
PCT/CN2019/089821
Other languages
French (fr)
Chinese (zh)
Inventor
李赤
梁丕树
Original Assignee
深圳市爱协生科技有限公司
李赤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市爱协生科技有限公司, 李赤 filed Critical 深圳市爱协生科技有限公司
Publication of WO2020019872A1 publication Critical patent/WO2020019872A1/en

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

A display device, comprising: a clock serial bus (SCLK) for providing a clock synchronization signal; a data serial bus (SDI) for transferring communication data, wherein the communication data comprises serial communication data and bus communication data; a plurality of communication devices (10) cascaded with one another by means of the data serial bus (SDI) and the clock serial bus (SCLK), and display modules (20) connected to the communication devices (10), wherein the communication devices (10) each comprise a bus mode/serial mode multiplexer (110) for switching between a bus communication mode and a serial communication mode, the plurality of communication devices (10) realizes synchronous transmission of communication data with the clock synchronization signal by means of the bus mode/serial mode multiplexer (110), and the communication devices (10) are further configured to receive the serial communication data and output a serial control signal according to the serial communication data to control the display of the display module (20). The display device can realize the synchronous display of multiple display modules (20).

Description

显示装置Display device 技术领域Technical field
本发明涉及计算机技术领域,特别是涉及一种显示装置。The present invention relates to the field of computer technology, and in particular, to a display device.
背景技术Background technique
在计算机数据传输领域内,长期以来使用UART,SPI和I2C通信接口标准,尽管它们被广泛地使用,但却是一种低数据速率数据传输标准,随着计算机显示分辨率的提高(2k,4k,8k),大容量存储设备的发展,已无能力支持更高层次的设备之间的功能操作。现有通信接口标准的电路大都比较复杂并且与外围设备连接时不方便。同时传统的数据传输方式大多采用主从结构、寻址发送的方式来传输数据,所以可能导致数据在传输时信号延迟,进而影响数据在通讯装置和外围设备之间的同步传送。In the field of computer data transmission, UART, SPI and I2C communication interface standards have been used for a long time. Although they are widely used, they are a low data rate data transmission standard. With the improvement of computer display resolution (2k, 4k 8k), the development of large-capacity storage devices, is no longer capable of supporting functional operations between higher-level devices. Most of the circuits of the existing communication interface standards are relatively complicated and inconvenient when connecting with peripheral devices. At the same time, most of the traditional data transmission methods use the master-slave structure and the addressing method to transmit data, so the signal may be delayed during data transmission, which will affect the synchronous transmission of data between communication devices and peripheral devices.
发明内容Summary of the Invention
基于此,有必要针对上述问题,提供一种显示装置。Based on this, it is necessary to provide a display device in response to the above problems.
一种显示装置,所述显示装置包括:A display device includes:
时钟串行总线,用于为所述通讯控制链路提供时钟同步信号;A clock serial bus, configured to provide a clock synchronization signal for the communication control link;
数据串行总线,用于传输待通讯数据;其中,所述待通讯数据包括串行通讯数据和总线通讯数据;A data serial bus for transmitting data to be communicated, wherein the data to be communicated includes serial communication data and bus communication data;
多个通过所述时钟串行总线和所述数据串行总线级联的通讯装置以及与所述通讯装置连接的显示模块;Multiple communication devices cascaded through the clock serial bus and the data serial bus, and a display module connected to the communication device;
其中,所述通讯装置包括总线模式/串行模式多路选择器,所述总线模式/ 串行模式多路选择器用于实现总线通讯模式和串行通讯模式之间的切换;多个所述通讯装置通过所述总线模式/串行模式多路选择器实现在所述时钟同步信号下对所述待通讯数据的同步传送;Wherein, the communication device includes a bus mode / serial mode multiplexer, and the bus mode / serial mode multiplexer is used to switch between the bus communication mode and the serial communication mode; a plurality of the communications The device realizes synchronous transmission of the data to be communicated under the clock synchronization signal through the bus mode / serial mode multiplexer;
所述通讯装置还用于接收所述串行通讯数据、并根据所述串行通讯数据输出控制信号以控制所述显示模块进行显示。The communication device is further configured to receive the serial communication data and output a control signal according to the serial communication data to control the display module to perform display.
上述显示装置,通过使用两根信号线(时钟串行总线、数据串行总线)级联多个通讯装置,使得本申请实现起来更加简单,同时和显示模块进行连接时更加方便;进一步地,由于采用总线模式/串行模式多路选择器即可在通讯装置的内部实现总线通讯模式和串行通讯模式之间的切换,进而实现数据的同步传送,相较于传统模式采用主从结构、寻址发送等方式,避免了由于采用主从结构发送数据引起的信号延迟,进而影响数据在通讯装置和显示模块之间的同步传送等问题。The above display device uses two signal lines (clock serial bus, data serial bus) to cascade multiple communication devices, which makes the application simpler and more convenient to connect with the display module at the same time; further, because The bus mode / serial mode multiplexer can be used to switch between the bus communication mode and the serial communication mode inside the communication device, thereby achieving the synchronous transmission of data. Compared with the traditional mode, the master-slave structure and the Address sending and other methods avoid the problem of signal delay caused by the use of the master-slave structure to send data, which in turn affects the synchronous transmission of data between the communication device and the display module.
在其中一个实施例中,所述通讯装置还包括译码模块,所述译码模块用于在总线通讯模式下将所述总线通讯数据解码生成具有预设数据位数的命令数据;其中,所述命令数据由引导头、命令、参数构成。In one embodiment, the communication device further includes a decoding module, and the decoding module is configured to decode the bus communication data in the bus communication mode to generate command data with a preset number of data bits; The command data is composed of a boot header, a command, and a parameter.
在其中一个实施例中,所述总线模式/串行模式多路选择器还用于接收所述命令数据,并根据所述命令数据将所述通讯装置由总线通讯模式切换至串行通讯模式。In one embodiment, the bus mode / serial mode multiplexer is further configured to receive the command data, and switch the communication device from the bus communication mode to the serial communication mode according to the command data.
在其中一个实施例中,所述通讯装置还包括计数模块,所述计数模块用于对所述显示模块的个数、传输的所述数据位数进行接收计数,并在计数完成后生成锁存信号。In one embodiment, the communication device further includes a counting module, and the counting module is configured to receive and count the number of the display module and the number of data bits transmitted, and generate a latch after the counting is completed. signal.
在其中一个实施例中,所述总线模式/串行模式多路选择器还用于接收所述锁存信号、并根据所述锁存信号将所述通讯装置由串行通讯模式切换至总线通 讯模式。In one embodiment, the bus mode / serial mode multiplexer is further configured to receive the latch signal and switch the communication device from serial communication mode to bus communication according to the latch signal. mode.
在其中一个实施例中,所述通讯装置还包括总线数据接收移位寄存器和串行总线移位寄存器;In one embodiment, the communication device further includes a bus data receiving shift register and a serial bus shift register;
所述总线数据接收移位寄存器的输入端分别接所述时钟串行总线、所述数据串行总线;输出端接所述译码模块;用于接收并存储所述命令数据;An input end of the bus data receiving shift register is respectively connected to the clock serial bus and the data serial bus; an output end is connected to the decoding module; and used to receive and store the command data;
所述串行总线移位寄存器的输入端分别接所述时钟串行总线、所述数据串行总线;输出端接所述多路选择器的输入端;用于接收并存储所述待通讯数据。An input end of the serial bus shift register is respectively connected to the clock serial bus and the data serial bus; an output end is connected to an input end of the multiplexer; and is used to receive and store the data to be communicated. .
在其中一个实施例中,所述通讯装置还包括配置寄存器,所述配置寄存器与所述译码模块连接,用于接收并存储所述参数;还用于配置输出至所述显示模块的电流。In one embodiment, the communication device further includes a configuration register, which is connected to the decoding module for receiving and storing the parameter; and for configuring a current output to the display module.
在其中一个实施例中,所述通讯装置还包括输出控制模块,连接在所述串行总线移位寄存器与所述显示模块之间,用于控制输出至所述显示模块的输出电流大小。In one embodiment, the communication device further includes an output control module, which is connected between the serial bus shift register and the display module, and is used to control the output current output to the display module.
在其中一个实施例中,所述通讯装置还包括恒流模块,连接在所述输出控制模块与所述显示模块之间,用于保持所述输出电流的恒定输出。In one embodiment, the communication device further includes a constant current module, connected between the output control module and the display module, for maintaining a constant output of the output current.
在其中一个实施例中,所述通讯装置还包括电流调整模块,所述电流调整模块与所述恒流模块连接,用于调整所述恒流模块输出的电流大小。In one embodiment, the communication device further includes a current adjustment module, and the current adjustment module is connected to the constant current module and is configured to adjust the current output by the constant current module.
附图说明BRIEF DESCRIPTION OF THE DRAWINGS
图1为一实施例中的显示装置的示意图;FIG. 1 is a schematic diagram of a display device according to an embodiment; FIG.
图2为另一实施例中的显示装置的原理示意图;2 is a schematic diagram of a display device in another embodiment;
图3为一实施例中的命令数据的组成示意图;FIG. 3 is a schematic diagram of the composition of command data in an embodiment; FIG.
图4为一实施例中的显示装置的仿真波形图。FIG. 4 is a simulation waveform diagram of a display device in an embodiment.
具体实施方式detailed description
为了便于理解本发明,下面将参照相关附图对本发明进行更全面的描述。附图中给出了本发明的较佳实施方式。但是,本发明可以以许多不同的形式来实现,并不限于本文所描述的实施方式。相反地,提供这些实施方式的目的是使对本发明的公开内容理解的更加透彻全面。In order to facilitate understanding of the present invention, the present invention will be described more fully with reference to the accompanying drawings. The drawings show a preferred embodiment of the invention. However, the invention can be implemented in many different forms and is not limited to the embodiments described herein. Rather, these embodiments are provided to provide a thorough understanding of the present disclosure.
除非另有定义,本文所使用的所有的技术和科学术语与属于本发明的技术领域的技术人员通常理解的含义相同。本文中在本发明的说明书中所使用的术语只是为了描述具体的实施方式的目的,不是旨在于限制本发明。Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. The terms used herein in the description of the present invention are only for the purpose of describing specific embodiments, and are not intended to limit the present invention.
请参阅图1,为一实施例中的通讯控制链路的示意图。该通讯控制链路用于实现数据的同步传送,可以包括:时钟串行总线SCLK,数据串行总线SDI,多个通过时钟串行总线SCLK和数据串行总线SDI级联的通讯装置10以及与通讯装置10连接的显示模块20。其中,通讯装置10包括总线模式/串行模式多路选择器110,总线模式/串行模式多路选择器110用于实现总线通讯模式和串行通讯模式之间的切换。时钟串行总线SCLK用于为通讯控制链路提供时钟同步信号。数据串行总线SDI用于传输待通讯数据;其中,待通讯数据包括串行通讯数据和总线通讯数据。多个通讯装置10通过总线模式/串行模式多路选择器110实现在时钟同步信号下对待通讯数据的同步传送。通讯装置10还用于接收串行通讯数据、并根据串行通讯数据输出控制信号以控制显示模块20进行显示。Please refer to FIG. 1, which is a schematic diagram of a communication control link according to an embodiment. The communication control link is used to realize the synchronous transmission of data, and may include: a clock serial bus SCLK, a data serial bus SDI, a plurality of communication devices 10 cascaded through the clock serial bus SCLK and the data serial bus SDI, and A display module 20 connected to the communication device 10. The communication device 10 includes a bus mode / serial mode multiplexer 110, and the bus mode / serial mode multiplexer 110 is used to switch between the bus communication mode and the serial communication mode. The clock serial bus SCLK is used to provide a clock synchronization signal for the communication control link. The data serial bus SDI is used to transmit data to be communicated; wherein the data to be communicated includes serial communication data and bus communication data. The plurality of communication devices 10 implements synchronous transmission of data to be communicated under a clock synchronization signal through a bus mode / serial mode multiplexer 110. The communication device 10 is further configured to receive serial communication data and output a control signal to control the display module 20 to perform display according to the serial communication data.
上述实施例,通过使用两根信号线(时钟串行总线、数据串行总线)级联多个通讯装置,使得本申请实现起来更加简单,同时和显示模块进行连接时更加方便;进一步地,由于采用总线模式/串行模式多路选择器即可在通讯装置的内部实现总线通讯模式和串行通讯模式之间的切换,进而实现数据的同步传送, 相较于传统模式采用主从结构、寻址发送等方式,避免了由于采用主从结构发送数据引起的信号延迟,进而影响数据在通讯装置和显示模块之间的同步传送等问题。In the above embodiment, by using two signal lines (clock serial bus, data serial bus) to cascade multiple communication devices, the application is simpler to implement, and it is more convenient to connect with the display module at the same time; further, because The bus mode / serial mode multiplexer can be used to switch between the bus communication mode and the serial communication mode inside the communication device, thereby achieving the synchronous transmission of data. Compared with the traditional mode, the master-slave structure and the Address sending and other methods avoid the problem of signal delay caused by the use of the master-slave structure to send data, which in turn affects the synchronous transmission of data between the communication device and the display module.
请参阅图2,为另一实施例中的显示装置的原理示意图。通讯装置10还可以包括译码模块120,译码模块120用于在总线通讯模式下将总线通讯数据解码生成具有预设数据位数的命令数据;其中,命令数据由引导头、命令、参数构成。其中,参数可以包括参数1和参数2,示例性地,请辅助参阅图3,为一实施例中的命令数据的组成示意图。本申请的命令数据可以由引导头、命令字、参数1、参数2构成40位的命令数据,其中,命令一般可以分为CODE=1,CODE=0。参数1和参数2可根据用户实际操作需要进行定义,本申请将参数1定义为连接显示模块个数,将参数2定义为显示长度。同时根据通讯装置10的功能需求,可以构造出不同的命令和参数。总线模式/串行模式多路选择器110也即是图2中的MUX,还用于接收译码模块120解码生成的命令数据,并根据命令数据将通讯链路由总线通讯模式切换至串行通讯模式。总线模式/串行模式多路选择器MUX实际是接收命令数据中的命令,根据命令来实现总线通讯模式与串行通讯模式之间的切换。由命令数据的构成可以看出,本申请取消了传统串行总线通讯中制约串行通讯速率的数据起始位、停止位发送模式,使得通讯装置的最大传送速率为系统时钟频率,可满足高速通讯的需求。经过测试验证,本申请的通讯装置的最大传送速率在20Mbps以上。Please refer to FIG. 2, which is a schematic diagram of a display device in another embodiment. The communication device 10 may further include a decoding module 120. The decoding module 120 is configured to decode the bus communication data in the bus communication mode to generate command data with a preset number of data bits. The command data is composed of a boot header, a command, and a parameter. . The parameters may include parameters 1 and 2. For example, please refer to FIG. 3 for assistance, which is a schematic diagram of the composition of command data in an embodiment. The command data of the present application can be composed of a 40-bit command data by a boot header, a command word, a parameter 1, and a parameter 2. The command can be generally divided into CODE = 1 and CODE = 0. Parameter 1 and parameter 2 can be defined according to the actual needs of the user. In this application, parameter 1 is defined as the number of connected display modules, and parameter 2 is defined as the display length. At the same time, different commands and parameters can be constructed according to the functional requirements of the communication device 10. The bus mode / serial mode multiplexer 110 is the MUX in FIG. 2, and is also used to receive the command data decoded by the decoding module 120 and switch the communication link from the bus communication mode to the serial according to the command data. Communication mode. The bus mode / serial mode multiplexer MUX actually receives the command in the command data, and realizes the switch between the bus communication mode and the serial communication mode according to the command. As can be seen from the composition of the command data, the present application cancels the data start bit and stop bit transmission modes that restrict the serial communication rate in traditional serial bus communication, so that the maximum transmission rate of the communication device is the system clock frequency, which can meet the high speed Communication needs. After testing and verification, the maximum transmission rate of the communication device of the present application is above 20 Mbps.
通讯装置10还可通过构建命令集来扩展多种功能;如通过发送一个令牌命令,使用串行通讯模式在每个通讯装置10中生成其物理地址,在总线通讯模式时可通过通讯装置10对应的地址,实现高速点对点,点对多点,寻址发送等操作;可通过把链路最终输出回路接到控制MCU,实现半双工工作模式下的应答机 制;进一步地,还可通过增加一路数据串行总线,使用本申请的通讯装置10实现全双工工作模式。The communication device 10 can also expand a variety of functions by constructing a command set; for example, by sending a token command, using serial communication mode to generate its physical address in each communication device 10, in the bus communication mode, the communication device 10 can be used. Corresponding address, to achieve high-speed point-to-point, point-to-multipoint, addressing and sending operations; the final output loop of the link can be connected to the control MCU to achieve the response mechanism in half-duplex working mode; One data serial bus, using the communication device 10 of the present application to achieve a full-duplex working mode.
显示模块20可以是多个颜色相同或者不同的LED(发光二极管)灯,示例性地,本申请采用三路输出,也即是一个通讯装置连接三个LED灯,可以理解,在具体实施的时候,其具体数量可以根据需要进行选择,可以是五个。同时输出管脚可以任意排列。The display module 20 may be multiple LED (light emitting diode) lights with the same or different colors. For example, this application uses three outputs, that is, a communication device is connected to three LED lights. It can be understood that, , The specific number can be selected according to needs, can be five. At the same time, the output pins can be arranged arbitrarily.
请继续参阅图2,通讯装置10还可以包括计数模块130。计数模块130用于对显示模块20的个数、传输的数据位数进行接收计数,并在计数完成后生成锁存信号。总线模式/串行模式多路选择器MUX还用于接收锁存信号、并根据锁存信号将通讯装置由串行通讯模式切换至总线通讯模式。具体地,计数模块130主要用于对显示模块20的个数和传输的数据位数进行接收计数,例如,通讯装置10连接了3个显示模块20分别是LED01,LED02,LED03,同时,传输的数据位数为40位,也即是命令数据的位数,当整个通讯装置处于串行通讯模式的时候,计数模块130就开始对显示模块20的个数和传输的数据位数进行计数,并在计数完成之后生成锁存信号,锁存,就是把信号暂存以维持某种电平状态。总线模式/串行模式多路选择器MUX接收到锁存信号之后,就自动将通讯控制链路由当前的串行通讯模式切换至总线通讯模式,重新开始接收下一次的命令数据。进一步地,计数模块130还可以包括计数单元131和显示控制单元132,计数单元用于对显示模块20的个数、传输的数据位数进行接收计数。显示控制单元132用于在计数完成后生成锁存信号,也就是图2中的LE。显示控制单元132还用于生成电流导通信号,也就是图2中的OE。Please continue to refer to FIG. 2, the communication device 10 may further include a counting module 130. The counting module 130 is configured to receive and count the number of display modules 20 and the number of data bits transmitted, and generate a latch signal after the counting is completed. The bus mode / serial mode multiplexer MUX is also used to receive the latch signal and switch the communication device from the serial communication mode to the bus communication mode according to the latch signal. Specifically, the counting module 130 is mainly used to count the number of display modules 20 and the number of transmitted data bits. For example, the communication device 10 is connected to three display modules 20, which are LED01, LED02, and LED03. The number of data bits is 40 bits, that is, the number of command data bits. When the entire communication device is in serial communication mode, the counting module 130 starts to count the number of display modules 20 and the number of data bits transmitted, and After the counting is completed, a latch signal is generated. The latch is to temporarily store the signal to maintain a certain level state. After receiving the latch signal, the bus mode / serial mode multiplexer MUX automatically switches the communication control link from the current serial communication mode to the bus communication mode and restarts receiving the next command data. Further, the counting module 130 may further include a counting unit 131 and a display control unit 132. The counting unit is configured to count the number of the display module 20 and the number of transmitted data bits. The display control unit 132 is configured to generate a latch signal after the counting is completed, that is, LE in FIG. 2. The display control unit 132 is further configured to generate a current-on signal, that is, OE in FIG. 2.
请继续参阅图2,通讯装置10还可以包括总线数据接收移位寄存器140和串行总线移位寄存器150;总线数据接收移位寄存器140的输入端分别接时钟串 行总线SCLK,数据串行总线SDI;输出端接译码模块120;用于接收并存储命令数据。串行总线移位寄存器150的输入端分别接时钟串行总线SCLK,数据串行总线SDI;输出端接多路选择器110的输入端;用于接收并存储待通讯数据。串行总线移位寄存器150也即是图2中的FD1,FD2,FD3。其中,FD1,FD2,FD3为同一种移位寄存器,此处这样描述仅作区分。移位寄存器(shift register)是一种在若干相同时间脉冲下工作的以触发器为基础的器件,数据以并行或串行的方式输入到该器件中,然后每个时间脉冲依次向左或右移动一个比特,在输出端进行输出。Please continue to refer to FIG. 2, the communication device 10 may further include a bus data receiving shift register 140 and a serial bus shift register 150; input terminals of the bus data receiving shift register 140 are connected to a clock serial bus SCLK and a data serial bus, respectively. SDI; output termination decoding module 120; used to receive and store command data. The input end of the serial bus shift register 150 is connected to the clock serial bus SCLK and the data serial bus SDI respectively; the output end is connected to the input end of the multiplexer 110; and is used to receive and store data to be communicated. The serial bus shift register 150 is also FD1, FD2, and FD3 in FIG. 2. Among them, FD1, FD2, and FD3 are the same type of shift register, and this description here is only for distinction. A shift register is a flip-flop-based device that operates under several identical time pulses. Data is input to the device in parallel or serially, and then each time pulse is sequentially left or right. Shift one bit and output at the output.
请继续参照图2,通讯装置10还可以包括配置寄存器160,配置寄存器160与译码模块120连接,用于接收并存储参数;还用于配置输出至显示模块20的电流。进一步地,配置寄存器160可以包括电流配置寄存器(图未标示)、显示模块寄存器(图未标示)以及显示长度寄存器(图未标示)。电流配置寄存器(图未标示)用于配置输出至显示模块20的输出电流。显示模块寄存器(图未标示)与计数模块130中的计数单元131连接,用于对显示模块20的数量进行存储。显示长度寄存器(图未标示)与计数模块130中的计数单元131连接,用于存储命令数据的数据位数。在本申请中,对命令数据中的参数1、参数2通过设置配置寄存器160进行存储,可以使得后续与其他外围设备连接时不需要对参数1和参数2进行重复定义,使本申请的显示装置操作起来更加简便。Please continue to refer to FIG. 2. The communication device 10 may further include a configuration register 160. The configuration register 160 is connected to the decoding module 120 to receive and store parameters; and is also used to configure a current output to the display module 20. Further, the configuration register 160 may include a current configuration register (not shown in the figure), a display module register (not shown in the figure), and a display length register (not shown in the figure). The current configuration register (not shown) is used to configure the output current output to the display module 20. The display module register (not shown in the figure) is connected to the counting unit 131 in the counting module 130 and is configured to store the number of the display modules 20. The display length register (not shown in the figure) is connected to the counting unit 131 in the counting module 130 and is used for storing the data bit number of the command data. In the present application, the parameter 1 and the parameter 2 in the command data are stored by setting the configuration register 160, which makes it unnecessary to repeatedly define the parameter 1 and the parameter 2 when connecting with other peripheral devices in the future, so that the display device of the present application It's easier to operate.
请继续参照图2,通讯装置10还可以包括输出控制模块170,连接在串行总线移位寄存器150与显示模块20之间,用于控制输出至显示模块20的输出电流大小。其中,输出控制模块可以包括缓存寄存器172,与串行总线移位寄存器150连接,用于接收并存储所述串行通讯数据,缓存寄存器172也就是图2中的LRGB[2],LRGB[1]以及LRGB[0]。其中,LRGB[2],LRGB[1]以及LRGB[0] 为同一种缓存寄存器件,此处这样描述仅作区分。导通单元171,连接在缓存寄存器172与显示模块20之间,用于接收电流导通信号、并根据电流导通信号控制输出至显示模块20的输出电流大小。导通单元171也就是图2中的OR,OB,OC。其中,OR,OB,OC为同一种导通单元,此处这样描述仅作区分。Please continue to refer to FIG. 2, the communication device 10 may further include an output control module 170 connected between the serial bus shift register 150 and the display module 20 for controlling the output current output to the display module 20. The output control module may include a buffer register 172 connected to the serial bus shift register 150 for receiving and storing the serial communication data. The buffer register 172 is also LRGB [2], LRGB [1 in FIG. 2 ] And LRGB [0]. Among them, LRGB [2], LRGB [1], and LRGB [0] are the same type of cache register, and the description here is only for distinction. The conducting unit 171 is connected between the buffer register 172 and the display module 20, and is configured to receive a current conducting signal and control the output current output to the display module 20 according to the current conducting signal. The conducting unit 171 is OR, OB, OC in FIG. 2. Among them, OR, OB, and OC are the same type of conduction unit, and the descriptions here are only for distinction.
请继续参照图2,通讯装置10还可以包括恒流模块180,连接在输出控制模块180与显示模块20之间,用于保持输出电流的恒定输出。基于LED灯的特性,在驱动LED灯进行显示的时候,需要恒流驱动,同时为了保持LED灯的发光更加稳定,也需要保证LED灯恒流驱动。Please continue to refer to FIG. 2, the communication device 10 may further include a constant current module 180 connected between the output control module 180 and the display module 20 to maintain a constant output of the output current. Based on the characteristics of LED lights, constant current drive is required when driving LED lights for display. At the same time, in order to maintain more stable light emission of LED lights, it is also necessary to ensure constant current drive of LED lights.
请继续参照图2,通讯装置10还可以包括电流调整模块190,电流调整模块190与恒流模块180连接,用于调整恒流模块180输出的电流大小。电流调整模块190可以弥补电流配置寄存器(图未标示)中的配置电流不能通过外部进行设置的问题。电流配置寄存器(图未标示)中的配置电流一般是根据出厂时厂家的设定,而设置电流调整模块190之后,用户就可以根据自身的需要对输出至LED灯的电流大小进行调节。Please continue to refer to FIG. 2. The communication device 10 may further include a current adjustment module 190. The current adjustment module 190 is connected to the constant current module 180 and is used to adjust the current output by the constant current module 180. The current adjustment module 190 can make up for the problem that the configuration current in the current configuration register (not shown) cannot be set externally. The current configured in the current configuration register (not shown) is generally set by the manufacturer at the time of shipment. After setting the current adjustment module 190, the user can adjust the current output to the LED light according to his own needs.
请继续参照图2,通讯装置10还可以包括晶体振荡器,晶体振荡器与译码模块120连接,用于为译码模块120提供内部时钟信号。时钟信号通过BUFF缓冲驱动后输出,各级联通讯装置10同步接收,切换命令的生成也可通过停止时钟,利用内部振荡器采样时钟停止的输入间隔产生,同样可生成切换命令。利用内部晶体振荡器时钟采样功能,可取消外部输入时钟,也就是时钟串行总线SCLK,在这种情况下,通讯装置可以采用RS232模式或PWM模式(占空比)传送,同样可实现总线模式/串行模式切换传送,这时整个通讯过程使用到的通讯线只有一根,也即是数据串行总线SDI。Please continue to refer to FIG. 2, the communication device 10 may further include a crystal oscillator, and the crystal oscillator is connected to the decoding module 120 for providing an internal clock signal to the decoding module 120. The clock signal is output after being driven by the BUFF buffer. The cascaded communication device 10 receives the synchronization signal synchronously. The generation of the switching command can also be generated by stopping the clock and using the input interval at which the internal oscillator sampling clock stops. The switching command can also be generated. Using the internal crystal oscillator clock sampling function, the external input clock can be canceled, that is, the clock serial bus SCLK. In this case, the communication device can use RS232 mode or PWM mode (duty cycle) to transmit, and the bus mode can also be realized. / Serial mode switch transmission. At this time, there is only one communication line used in the entire communication process, that is, the data serial bus SDI.
基于上述,同时结合图2、图4,显示装置的原理为:总线数据接收移位寄存器140和串行总线移位寄存器150的数据输入和时钟输入均接在一起,通讯装置10和显示模块20与其他外围电路组成的显示系统在开机时一般均处于总线状态(BUSState=1),总线模式/串行模式多路选择器MUX选择SDI作为SDO输出,此时整个系统处于总线通讯模式接收状态。总线通讯模式时各通讯装置10同步接收命令数据,译码模块120将根据不同的命令数据要求译码。当通讯装置10接收到进入串行通讯模式的命令请求时,内部置BUSState=0,总线模式/串行模式多路选择器MUX将SDO输出切换到串行总线移位寄存器150的输出inSDI,通讯装置10内部进入串行接收状态。进入串行总线通讯状态时,计数模块130根据通讯控制链路中通讯装置10级联的个数,以及每个通讯装置10要接收的数据位数(本申请为3位数据)进行接收计数,在完成对整个通讯控制链路级联通讯装置10的数据传送后,生成锁存信号LE输出数据到缓存寄存器172,也就是图4中的LRGB2,LRGB1,LRGB0。实现对各个级联通讯装置10的同步操作。进一步地,在请求串行通讯总线发送(ASKSend)命令(CODE=1)之前,还可以根据需要发送多个不同的命令,在本申请中,设置了发送命令(CODE=0)给配置寄存器160中的电流配置寄存器(图未标示),生成WRCR脉冲配置显示装置内部的输出电流大小,在接收到待通讯数据之后,装置内部产生DispBegin脉冲,控制导通单元170根据配置的电流输出电流,通过恒流模块180驱动显示模块20进行发光,同时通讯装置10中的计数模块130开始计数,当计数到已定义“显示长度”之后,通讯装置10的显示控制单元132置OE=1,使得整个装置停止输出电流。在完成接收数据后,通讯装置10内部置总线状态BUSState=1,恢复到总线通讯模式接收状态,重新接收命令数据。Based on the above, and combined with FIG. 2 and FIG. 4 at the same time, the principle of the display device is: the data input and clock input of the bus data receiving shift register 140 and the serial bus shift register 150 are connected together, the communication device 10 and the display module 20 The display system composed of other peripheral circuits is generally in the bus state (BUSState = 1) when booting. The bus mode / serial mode multiplexer MUX selects SDI as the SDO output. At this time, the entire system is in the bus communication mode receiving state. In the bus communication mode, each communication device 10 receives command data synchronously, and the decoding module 120 will decode according to different command data requirements. When the communication device 10 receives a command request to enter the serial communication mode, it internally sets BUSState = 0, and the bus mode / serial mode multiplexer MUX switches the SDO output to the output of the serial bus shift register 150 inSDI, communication The device 10 enters a serial reception state internally. When entering the serial bus communication state, the counting module 130 performs reception counting based on the number of cascaded communication devices 10 in the communication control link and the number of data bits (3 bits of data in this application) to be received by each communication device 10, After the data transmission to the entire communication control link cascade communication device 10 is completed, the latch signal LE is generated to output data to the buffer register 172, that is, LRGB2, LRGB1, and LRGB0 in FIG. 4. The synchronous operation of each cascade communication device 10 is realized. Further, before requesting the serial communication bus to send (ASKSend) command (CODE = 1), a plurality of different commands may be sent as required. In this application, a sending command (CODE = 0) is set to the configuration register 160. The current configuration register (not shown in the figure) generates WRCR pulses to configure and display the output current inside the device. After receiving the data to be communicated, the device generates DispBegin pulses to control the conduction unit 170 to output current according to the configured current. The constant current module 180 drives the display module 20 to emit light, and at the same time, the counting module 130 in the communication device 10 starts counting. When the count reaches the defined "display length", the display control unit 132 of the communication device 10 sets OE = 1, so that the entire device Stop output current. After receiving the data, the communication device 10 sets the bus state BUSState = 1 internally, returns to the bus communication mode receiving state, and receives command data again.
本申请的通讯装置10在总线通讯模式下发送命令及参数,请求切换到串行 通讯模式,在串行通讯模式下进行数据同步传送,在数据传送期间,根据通讯装置内部配置的输出电流值控制显示模块20进行显示,在完成串行通讯后电路恢复到总线通讯模式下,以便再次接收命令和参数。The communication device 10 of the present application sends commands and parameters in the bus communication mode, requests to switch to the serial communication mode, and performs synchronous data transmission in the serial communication mode. During data transmission, it is controlled according to the output current value configured inside the communication device. The display module 20 performs display, and after the serial communication is completed, the circuit returns to the bus communication mode so as to receive commands and parameters again.
以上所述实施例的各技术特征可以进行任意的组合,为使描述简洁,未对上述实施例中的各个技术特征所有可能的组合都进行描述,然而,只要这些技术特征的组合不存在矛盾,都应当认为是本说明书记载的范围。The technical features of the embodiments described above can be arbitrarily combined. In order to simplify the description, all possible combinations of the technical features in the above embodiments have not been described. However, as long as there is no contradiction in the combination of these technical features, It should be considered as the scope described in this specification.
以上所述实施例仅表达了本发明的几种实施方式,其描述较为具体和详细,但并不能因此而理解为对发明专利范围的限制。应当指出的是,对于本领域的普通技术人员来说,在不脱离本发明构思的前提下,还可以做出若干变形和改进,这些都属于本发明的保护范围。因此,本发明专利的保护范围应以所附权利要求为准。The above-mentioned embodiments only express several implementation manners of the present invention, and their descriptions are more specific and detailed, but they cannot be understood as limiting the scope of the invention patent. It should be noted that, for those of ordinary skill in the art, without departing from the concept of the present invention, several modifications and improvements can be made, which all belong to the protection scope of the present invention. Therefore, the protection scope of the invention patent shall be subject to the appended claims.

Claims (10)

  1. 一种显示装置,其特征在于,所述显示装置包括:A display device, wherein the display device includes:
    时钟串行总线,用于为所述通讯控制链路提供时钟同步信号;A clock serial bus, configured to provide a clock synchronization signal for the communication control link;
    数据串行总线,用于传输待通讯数据;其中,所述待通讯数据包括串行通讯数据和总线通讯数据;A data serial bus for transmitting data to be communicated, wherein the data to be communicated includes serial communication data and bus communication data;
    多个通过所述时钟串行总线和所述数据串行总线级联的通讯装置以及与所述通讯装置连接的显示模块;Multiple communication devices cascaded through the clock serial bus and the data serial bus, and a display module connected to the communication device;
    其中,所述通讯装置包括总线模式/串行模式多路选择器,所述总线模式/串行模式多路选择器用于实现总线通讯模式和串行通讯模式之间的切换;多个所述通讯装置通过所述总线模式/串行模式多路选择器实现在所述时钟同步信号下对所述待通讯数据的同步传送;Wherein, the communication device includes a bus mode / serial mode multiplexer, and the bus mode / serial mode multiplexer is used to switch between the bus communication mode and the serial communication mode; a plurality of the communications The device realizes synchronous transmission of the data to be communicated under the clock synchronization signal through the bus mode / serial mode multiplexer;
    所述通讯装置还用于接收所述串行通讯数据、并根据所述串行通讯数据输出控制信号以控制所述显示模块进行显示。The communication device is further configured to receive the serial communication data and output a control signal according to the serial communication data to control the display module to perform display.
  2. 根据权利要求1所述的显示装置,其特征在于,所述通讯装置还包括译码模块,所述译码模块用于在总线通讯模式下将所述总线通讯数据解码生成具有预设数据位数的命令数据;其中,所述命令数据由引导头、命令、参数构成。The display device according to claim 1, wherein the communication device further comprises a decoding module, wherein the decoding module is configured to decode the bus communication data in a bus communication mode to generate a predetermined number of data bits. Command data; wherein the command data is composed of a boot header, a command, and a parameter.
  3. 根据权利要求2所述的显示装置,其特征在于,所述总线模式/串行模式多路选择器还用于接收所述命令数据,并根据所述命令数据将所述通讯装置由总线通讯模式切换至串行通讯模式。The display device according to claim 2, wherein the bus mode / serial mode multiplexer is further configured to receive the command data, and switch the communication device to a bus communication mode according to the command data. Switch to serial communication mode.
  4. 根据权利要求2所述的显示装置,其特征在于,所述通讯装置还包括计数模块,所述计数模块用于对所述显示模块的个数、传输的所述数据位数进行接收计数,并在计数完成后生成锁存信号。The display device according to claim 2, wherein the communication device further comprises a counting module, the counting module is configured to receive and count the number of the display module and the number of data bits transmitted, and A latch signal is generated after the count is completed.
  5. 根据权利要求4所述的显示装置,其特征在于,所述总线模式/串行模式多路选择器还用于接收所述锁存信号、并根据所述锁存信号将所述通讯装置 由串行通讯模式切换至总线通讯模式。The display device according to claim 4, wherein the bus mode / serial mode multiplexer is further configured to receive the latch signal, and switch the communication device from a serial port according to the latch signal. The line communication mode is switched to the bus communication mode.
  6. 根据权利要求2所述的显示装置,其特征在于,所述通讯装置还包括总线数据接收移位寄存器和串行总线移位寄存器;The display device according to claim 2, wherein the communication device further comprises a bus data receiving shift register and a serial bus shift register;
    所述总线数据接收移位寄存器的输入端分别接所述时钟串行总线、所述数据串行总线;输出端接所述译码模块;用于接收并存储所述命令数据;An input end of the bus data receiving shift register is respectively connected to the clock serial bus and the data serial bus; an output end is connected to the decoding module; and used to receive and store the command data;
    所述串行总线移位寄存器的输入端分别接所述时钟串行总线、所述数据串行总线;输出端接所述多路选择器的输入端;用于接收并存储所述待通讯数据。An input end of the serial bus shift register is respectively connected to the clock serial bus and the data serial bus; an output end is connected to an input end of the multiplexer; and is used to receive and store the data to be communicated. .
  7. 根据权利要求2所述的显示装置,其特征在于,所述通讯装置还包括配置寄存器,所述配置寄存器与所述译码模块连接,用于接收并存储所述参数;还用于配置输出至所述显示模块的电流。The display device according to claim 2, wherein the communication device further comprises a configuration register, the configuration register is connected to the decoding module, and is configured to receive and store the parameters; and is further configured to output to The current of the display module.
  8. 根据权利要求6所述的显示装置,其特征在于,所述通讯装置还包括输出控制模块,连接在所述串行总线移位寄存器与所述显示模块之间,用于控制输出至所述显示模块的输出电流大小。The display device according to claim 6, wherein the communication device further comprises an output control module connected between the serial bus shift register and the display module for controlling output to the display The output current of the module.
  9. 根据权利要求8所述的显示装置,其特征在于,所述通讯装置还包括恒流模块,连接在所述输出控制模块与所述显示模块之间,用于保持所述输出电流的恒定输出。The display device according to claim 8, wherein the communication device further comprises a constant current module connected between the output control module and the display module, and configured to maintain a constant output of the output current.
  10. 根据权利要求9所述的显示装置,其特征在于,所述通讯装置还包括电流调整模块,所述电流调整模块与所述恒流模块连接,用于调整所述恒流模块输出的电流大小。The display device according to claim 9, wherein the communication device further comprises a current adjustment module, and the current adjustment module is connected to the constant current module for adjusting the current output by the constant current module.
PCT/CN2019/089821 2018-07-26 2019-06-03 Display device WO2020019872A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201810834866.0 2018-07-26
CN201810834866.0A CN110782828B (en) 2018-07-26 2018-07-26 Display device

Publications (1)

Publication Number Publication Date
WO2020019872A1 true WO2020019872A1 (en) 2020-01-30

Family

ID=69180870

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/089821 WO2020019872A1 (en) 2018-07-26 2019-06-03 Display device

Country Status (3)

Country Link
CN (1) CN110782828B (en)
TW (1) TWI698123B (en)
WO (1) WO2020019872A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112825236A (en) * 2019-11-20 2021-05-21 联咏科技股份有限公司 Display driving system and method for display driving system
KR20220152558A (en) 2020-03-11 2022-11-16 크리엘이디, 인크. Active control of light emitting diodes and light emitting diode displays

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005024821A (en) * 2003-07-01 2005-01-27 Matsushita Electric Ind Co Ltd Driving circuit of display device
TW201041445A (en) * 2009-05-08 2010-11-16 My Semi Inc Driving circuit of light emitting diode
TW201142789A (en) * 2010-05-24 2011-12-01 Macroblock Inc LED driver and LED driving system
CN102592538A (en) * 2010-09-30 2012-07-18 卡西欧计算机株式会社 Display drive device, display device, driving control method and electronic device
CN103813579A (en) * 2012-11-09 2014-05-21 明阳半导体股份有限公司 Light emitting diode driving circuit and driving system of light emitting diode
CN204834005U (en) * 2015-08-14 2015-12-02 深圳市艾森达科技有限公司 16 position constant current LED driver chip

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3508837B2 (en) * 1999-12-10 2004-03-22 インターナショナル・ビジネス・マシーンズ・コーポレーション Liquid crystal display device, liquid crystal controller, and video signal transmission method
KR100777702B1 (en) * 2001-06-04 2007-11-21 삼성전자주식회사 Flat panel display and driving method thereof
JP2004233742A (en) * 2003-01-31 2004-08-19 Renesas Technology Corp Electronic equipment equipped with display driving controller and display device
JP4834294B2 (en) * 2004-01-07 2011-12-14 日立オートモティブシステムズ株式会社 Data communication apparatus and controller using the same
JP4791696B2 (en) * 2004-03-02 2011-10-12 オンセミコンダクター・トレーディング・リミテッド Data transfer memory and module
KR101182538B1 (en) * 2005-12-28 2012-09-12 엘지디스플레이 주식회사 Liquid crystal display device
JP2008064841A (en) * 2006-09-05 2008-03-21 Renesas Technology Corp Display controller, semiconductor integrated circuit and portable terminal system
CN102111261B (en) * 2011-01-13 2013-05-15 四川大学 TDMOW serial bus-based distributed oscillographs synchronization method
CN102866979B (en) * 2012-09-05 2015-07-15 四川省绵阳西南自动化研究所 Synchronous serial interface signal sensor data acquisition device
KR102196087B1 (en) * 2014-01-07 2020-12-30 삼성디스플레이 주식회사 Method of synchronizing a driving module and display apparatus performing the method
CN104461985B (en) * 2014-12-31 2017-06-20 哈尔滨工业大学 Master-slave synchronisation serial communication bus and its implementation based on node cascade
CN207518607U (en) * 2017-11-10 2018-06-19 上海云统信息科技有限公司 A kind of telecommunication devices of expansible serial bus system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005024821A (en) * 2003-07-01 2005-01-27 Matsushita Electric Ind Co Ltd Driving circuit of display device
TW201041445A (en) * 2009-05-08 2010-11-16 My Semi Inc Driving circuit of light emitting diode
TW201142789A (en) * 2010-05-24 2011-12-01 Macroblock Inc LED driver and LED driving system
CN102592538A (en) * 2010-09-30 2012-07-18 卡西欧计算机株式会社 Display drive device, display device, driving control method and electronic device
CN103813579A (en) * 2012-11-09 2014-05-21 明阳半导体股份有限公司 Light emitting diode driving circuit and driving system of light emitting diode
CN204834005U (en) * 2015-08-14 2015-12-02 深圳市艾森达科技有限公司 16 position constant current LED driver chip

Also Published As

Publication number Publication date
TWI698123B (en) 2020-07-01
TW202008769A (en) 2020-02-16
CN110782828B (en) 2021-05-11
CN110782828A (en) 2020-02-11

Similar Documents

Publication Publication Date Title
US8232820B2 (en) Method and SOC for implementing time division multiplex of pin
WO2021129689A1 (en) Data bit width conversion method and device
CN106452599B (en) A kind of control method of optical module and optical module
JP3384838B2 (en) Interface device
WO2020019872A1 (en) Display device
CN102801744B (en) A kind of communication means and system
EP3323051B1 (en) Spi interface with less-than-8-bit bytes and variable packet size
WO2016144816A1 (en) Technique of link state detection and wakeup in power state oblivious interface
JP2017504228A (en) System and method for sending data over an additional secondary data line on a bus
KR20110115572A (en) Protocol including timing calibration between memory request and data transfer
CN103235767B (en) A kind of principal and subordinate MII management interface serial communication method
CN106302071A (en) A kind of adapter, the network equipment and the method for port configuration
US9880895B2 (en) Serial interface with bit-level acknowledgement and error correction
US10503686B2 (en) SPI interface with automatic slave select generation
CN109859454B (en) Infrared code sending circuit, chip, remote control equipment and air conditioner based on infrared protocol
CN105246186A (en) LED drive chip output current accurate control technology
WO2016000376A1 (en) Signal processing method and signal processing apparatus based on pci-e interfaces
CN110471882A (en) A kind of monobus telecommunication circuit and method
CN108156716B (en) Control circuit, method and device for flashing back multiple LED lamps
CN110768879B (en) Communication control link
CN204706031U (en) Serial peripheral equipment interface SPI bus circuit and electronic equipment
KR101103252B1 (en) Data transmission apparatus using two sigal lines
CN108958994A (en) Serial communication interface debugging apparatus and method
US11960434B2 (en) Communication device, communication system, and communication method for transmitting data blocks including signal groups conforming to a serial peripheral interface
KR20040015056A (en) Hardware initialization with or without processor intervention

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19841518

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19841518

Country of ref document: EP

Kind code of ref document: A1