WO2019214735A1 - 像素电路、像素电路感测方法及显示面板 - Google Patents

像素电路、像素电路感测方法及显示面板 Download PDF

Info

Publication number
WO2019214735A1
WO2019214735A1 PCT/CN2019/086471 CN2019086471W WO2019214735A1 WO 2019214735 A1 WO2019214735 A1 WO 2019214735A1 CN 2019086471 W CN2019086471 W CN 2019086471W WO 2019214735 A1 WO2019214735 A1 WO 2019214735A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel
display
circuit
sensing
pixels
Prior art date
Application number
PCT/CN2019/086471
Other languages
English (en)
French (fr)
Inventor
朱明毅
吴仲远
Original Assignee
京东方科技集团股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司 filed Critical 京东方科技集团股份有限公司
Priority to US16/621,310 priority Critical patent/US11017713B2/en
Publication of WO2019214735A1 publication Critical patent/WO2019214735A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G09G2300/0443—Pixel structures with several sub-pixels for the same colour in a pixel, not specifically used to display gradations
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0289—Details of voltage level shifters arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G09G2320/045—Compensation of drifts in the characteristics of light emitting or modulating elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/10—Dealing with defective pixels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/12—Test circuits or failure detection circuits included in a display system, as permanent part thereof

Definitions

  • the present disclosure relates to the field of display technologies, and in particular, to a pixel circuit, a pixel circuit sensing method, and a display panel.
  • the pixel circuit includes a display unit, a driving transistor, and a light emitting unit.
  • the output end of the driving transistor is connected to the light emitting unit, and the input end of the driving transistor receives the data signal to control the voltage of the output end thereof.
  • the driving transistor generally uses a thin film transistor.
  • the threshold voltage and mobility of the thin film transistor may shift during operation, thereby causing a deviation in the voltage at the output terminal of the thin film transistor, and then the luminance of the light emitting unit is deviated.
  • the threshold voltage and mobility of the driving transistor are usually compensated by means of pixel internal compensation.
  • the internal compensation has certain limitations.
  • the threshold voltage and mobility of the driving transistor need to be compensated by external compensation.
  • the external compensation technique it is necessary to detect the current or voltage at the output of the driving transistor during the sensing period through the detecting line for calculating the compensation voltage.
  • the charging time of the driving transistor becomes shorter and shorter, and the current and voltage input to the sensing line by the driving transistor during sensing become smaller and smaller, and the number connected to the sensing line
  • the analog converter will not be able to sense the magnitude of the current or voltage on the sense line, making it impossible to calculate the compensation voltage.
  • the present disclosure provides a pixel circuit, a pixel circuit sensing method, and a display panel.
  • a pixel circuit including: a display pixel driving circuit, a sensing line, and at least one non-display pixel driving circuit.
  • a display pixel driving circuit for driving a display sub-pixel, the display pixel driving circuit comprising a first driving transistor; a sensing line connected to an output end of the first driving transistor, for sensing an output of the first driving transistor a current of the terminal; each of the non-display pixel driving circuits is configured to drive a non-display sub-pixel, the non-display pixel driving circuit includes a second driving transistor, and an output end of the second driving transistor is connected to the sensing line And for inputting a compensation current to the sensing line.
  • the pixel circuit further includes a controllable voltage source connected to a control end of the second driving transistor for controlling the second driving transistor The output of the output outputs a preset compensation current.
  • the display pixel driving circuit has the same circuit structure as the non-display pixel driving circuit, and the voltage of the controllable voltage source is less than a first preset threshold.
  • an output end of the second driving transistor in the non-display pixel driving circuit is not connected to the light emitting unit, and a voltage of the controllable voltage source is greater than or equal to a second preset threshold.
  • controllable voltage source is provided by a source driving circuit of the display sub-pixel or an external power source.
  • the pixel circuit further includes an external driving unit, configured to drive the first during sensing of the first driving transistor output current by the sensing line A second drive transistor provides the compensation current to the sense line.
  • a pixel circuit sensing method including:
  • a compensation current is input to the sensing line by using at least one non-display pixel driving circuit.
  • a display panel including the above-described pixel circuit is provided.
  • the display panel includes a plurality of display pixels distributed in rows and columns, each display pixel includes a plurality of display sub-pixels, and a plurality of display sub-pixels in each display pixel are identical to the same A sense line connection, wherein one sense line connects at least one non-display sub-pixel.
  • the display panel includes at least one row of non-display sub-pixels, the number of non-display sub-pixels of each row is equal to the number of display sub-pixels of each row; or the number of non-display sub-pixels of each row It is equal to 1/2, 1/3 or 1/4 of the number of sub-pixels displayed in each row.
  • FIG. 1 is a schematic structural diagram of a pixel circuit according to one or more embodiments of the present disclosure
  • FIG. 2 is a flow chart of a pixel circuit sensing method in accordance with one or more embodiments of the present disclosure
  • FIG. 3 is a schematic structural diagram of pixel sensing in a display panel in the related art
  • FIG. 4 is a diagram showing a distribution structure of pixels in a display panel according to one or more embodiments of the present disclosure
  • FIG. 5 is a diagram showing a distribution structure of pixels in a display panel according to one or more embodiments of the present disclosure
  • FIG. 6 is a diagram showing a distribution structure of pixels in a display panel according to one or more embodiments of the present disclosure
  • FIG. 7 is a diagram showing a distribution structure of pixels in a display panel according to one or more embodiments of the present disclosure.
  • the present exemplary embodiment provides a pixel circuit, as shown in FIG. 1, which is a schematic structural view of an exemplary embodiment of a pixel circuit of the present disclosure.
  • the pixel circuit includes a display pixel driving circuit 1, a sensing line 2, and a non-display pixel driving circuit 3.
  • the display pixel driving circuit 1 is configured to drive the display sub-pixel, the display pixel driving circuit includes a first driving transistor 11; the sensing line 2 is connected to the output end of the first driving transistor 11 for sensing the first Driving the current of the output terminal of the transistor 11; the non-display pixel driving circuit 3 is for driving a non-display sub-pixel, the non-display pixel driving circuit 3 includes a second driving transistor 31, and an output end of the second driving transistor 31 is The sensing line 2 is connected for inputting a compensation current to the sensing line 2.
  • the sensing line 2 is connected with an analog-to-digital converter (not shown) for detecting the current on the detecting line.
  • the pixel circuit proposed by the present disclosure provides a compensation current to the sensing line through the non-display pixel driving circuit, so that the current on the sensing line is within the sensing range of the digital-to-analog converter during sensing, thereby passing the total current on the sensing line.
  • the difference from the compensation current obtains an output current of the first driving transistor in the display pixel driving circuit during detection.
  • the pixel circuit can implement current sensing when the output current of the first driving transistor is small; on the other hand, the pixel circuit has a simple structure and a low cost.
  • the non-display pixel driving circuit may be multiple, and the output ends of the driving transistors in the plurality of non-display pixel driving circuits are simultaneously connected to the sensing line, and the plurality of non-display pixel driving circuits are simultaneously sensed.
  • the line provides compensation current.
  • the circuit structure of the display pixel driving circuit 1 may be a 3T1C structure.
  • the circuit structure of the display pixel driving circuit 1 has more options.
  • 4T1C, 7T1C, etc. similarly, in the exemplary embodiment, the non-display pixel driving circuit 3 can be selected as a 3T1C structure, and in other exemplary embodiments, the non-display pixel driving circuit 3 has more options, For example, 4T1C, 7T1C, etc., all fall within the scope of protection of the present disclosure.
  • the pixel circuit may further include a controllable voltage source (not shown) connected to the control end of the second driving transistor 31 for controlling the The output terminal of the second driving transistor 31 outputs a preset compensation current.
  • the controllable voltage source can provide a controllable voltage Vdummy for the control terminal of the second driving transistor 31.
  • Vdummy By adjusting the magnitude of the controllable voltage Vdummy, a preset magnitude of the compensation current Idummy can be obtained.
  • the current at the output of the first driving transistor 11 during the detection period is obtained by subtracting the compensation current Idummy from the total current Itotal detected by the detection line 2.
  • the compensation current may also be obtained by means of detection line detection, which are all within the scope of protection of the present disclosure.
  • the circuit structure of the display pixel driving circuit 1 and the non-display pixel driving circuit 3 may be the same, and the non-display pixel driving circuit 3 may directly multiplex the display pixel driving circuit 1 to save cost.
  • the controllable voltage Vdummy output by the controllable voltage source needs to be smaller than the first predetermined threshold, thereby preventing the light emitting unit of the non-display pixel driving circuit 3 from emitting light.
  • the voltage across the light-emitting unit in the non-display pixel driving circuit 3 may be larger than the voltage across the light-emitting unit in the display pixel driving circuit, thereby ensuring that the light-emitting unit in the non-display pixel driving circuit 3 does not emit light.
  • the compensation current Idummy is increased.
  • the non-display pixel driving circuit 3 may not be provided with a light emitting unit, and the controllable voltage Vdummy output by the controllable voltage source may be an arbitrary value. In order to ensure that the total current Itotal of the detection line 2 is within the detection range of the digital-to-analog detector.
  • the controllable voltage Vdummy output by the controllable voltage source may be greater than or equal to a second predetermined threshold.
  • the sum of the compensation current Idummy output by the second driving transistor and the current Idisplay outputted by the first driving transistor at the second preset threshold is just within the detection range of the digital-to-analog detector.
  • the controllable voltage source may be provided by a source driving circuit of the display sub-pixel or may be provided by an external power source.
  • the pixel circuit further includes an external driving unit (not shown) for driving the sensing line during the sensing of the first driving transistor output current.
  • the second driving transistor supplies the compensation current to the sensing line.
  • the external driving unit may supply scan signals S1, S2 to the non-display pixel driving circuit 3, and the non-display pixel driving circuit 3 may sense the sensing line under the control of the scanning signals S1, S2.
  • the second driving transistor is driven to supply the compensation current to the sensing line during a first driving transistor output current.
  • the pixel circuit according to the present disclosure provides a compensation current to the sensing line through the non-display pixel driving circuit, so that the sensing line can perform current sensing with a small current at the output end of the first driving transistor during sensing, thereby achieving high
  • the pixel drive circuit in the refresh rate display drives the external compensation of the transistor threshold and mobility.
  • the present exemplary embodiment further provides a pixel circuit sensing method, as shown in FIG. 2, which is a flowchart of an exemplary embodiment of a pixel circuit sensing method of the present disclosure.
  • the method includes:
  • Step S1 sensing, by using the sensing line, an output current of the first driving transistor in the pixel driving circuit
  • Step S2 inputting a compensation current to the sensing line by using at least one non-display pixel driving circuit during the sensing line sensing the output current of the first driving transistor.
  • the pixel circuit sensing method provided by the exemplary embodiment has the same technical features and working principles as the above-mentioned pixel circuit, and the above content has been described in detail, and details are not described herein again.
  • FIG. 3 is a schematic structural diagram of pixel sensing in a display panel in the related art.
  • the display panel includes a plurality of display pixels distributed in rows and columns, each display pixel includes four display sub-pixels R, G, B, and W, and a plurality of display sub-pixels in each display pixel are connected to the same sensing line Sense Line Since the output transistor of the driving transistor in the display pixel driving circuit that drives the display sub-pixel is small during sensing, the analog-to-digital converter connected to the sensing line cannot sense the output current of the driving transistor.
  • the present exemplary embodiment also provides a display panel including the above-described pixel circuit.
  • the display panel provided by the exemplary embodiment has the same technical features and working principles as the above-mentioned pixel circuit, and the above content has been described in detail, and details are not described herein again.
  • the display panel may include a plurality of display pixels distributed in rows and columns, each display pixel includes four display sub-pixels, and a plurality of display sub-pixels R, G, B, W in each display pixel and the same sensing line Sense A line connection in which one sensing line is connected to a non-display sub-pixel D.
  • the sensing lines Sense Line are arranged in a column direction, in order to avoid overlapping of the trace lines, the non-display sub-pixels D may be distributed in a row in the upper portion of the display pixels and in a column distribution with the display sub-pixels.
  • non-display sub-pixels D may also be distributed in a row at a lower portion of the display pixels or at any position on the display panel; in other exemplary embodiments, each of the display pixels may further include three sub-pixels R, G, B, these are all within the scope of protection of the present disclosure.
  • a distribution structure diagram of pixels in another exemplary embodiment of the display panel of the present disclosure may be arranged in a row on the upper portion of the display pixels, and the number of non-display sub-pixels may be the same as the number of columns of the display sub-pixels and distributed in columns with the display sub-pixels.
  • the non-display sub-pixels D and the display sub-pixels located in the same column are connected to the same sensing line Sense Line.
  • the design can realize that the sensing circuit Sense Line senses the driving circuit output current of the sub-pixel, and the driving circuits of the four non-display sub-pixels can simultaneously compensate the sensing line Sense Line.
  • the design can also be realized, and the sensing line Sense Line can sense a corresponding non-display sub-pixel D to the sensing line Sense when sensing the output current of each display sub-pixel.
  • the line performs current compensation to achieve differential compensation for different display sub-pixels.
  • the non-display sub-pixels may also be provided with multiple rows, and the number of non-display sub-pixels of each row may also be equal to 1/2, 1/3 of the number of display sub-pixels of each row, which are all within the protection scope of the present disclosure. .
  • FIG. 6 a distribution structure diagram of pixels in an exemplary embodiment of the display panel of the present disclosure.
  • the sense line connection portion of the sense line is omitted in the figure.
  • Each column display sub-pixel is connected to one data line DL, and the non-display sub-image can be connected to the same external power source DC, and the external power source DC supplies a controllable voltage to the control terminal of the drive transistor of the non-display sub-image.
  • FIG. 7 a distribution structure diagram of pixels in an exemplary embodiment of the display panel of the present disclosure.
  • the sense line connection portion of the sense line is omitted in the figure.
  • the non-display sub-image can be connected to the source driving circuit (not shown) of the display sub-pixel through a data line DL, and the source driving circuit of the display sub-pixel provides controllable to the control terminal of the driving transistor of the non-display sub-image. Voltage.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

一种像素电路、像素电路感测方法及显示面板，其中，像素电路包括：显示像素驱动电路（1）、感测线（2）以及至少一个非显示像素驱动电路（3）。显示像素驱动电路（1）用于驱动显示子像素（R, G, B, W），显示像素驱动电路（1）包括第一驱动晶体管（11）；感测线（2）与第一驱动晶体管（11）的输出端连接，用于感测第一驱动晶体管（11）的输出端的电流；每个非显示像素驱动电路（3）用于驱动一个非显示子像素（D），非显示像素驱动电路（3）包括第二驱动晶体管（31），第二驱动晶体管（31）的输出端与感测线（2）连接，用于向感测线（2）输入补偿电流。

Description

像素电路、像素电路感测方法及显示面板
交叉引用
本申请要求于2018年5月11日提交的申请号为201810450593.x、发明名称为“像素电路、像素电路感测方法及显示面板”的中国专利申请的优先权，该中国专利申请的全部内容以引用的方式并入本文。
技术领域
本公开涉及显示器技术领域，尤其涉及一种像素电路、像素电路感测方法及显示面板。
背景技术
一般来说，像素电路包括显示单元、驱动晶体管以及发光单元，驱动晶体管输出端与发光单元连接，驱动晶体管的输入端接收数据信号用以控制其输出端的电压。相关技术中，驱动晶体管一般采用薄膜晶体管，然而，薄膜晶体管的阈值电压和迁移率会在工作中发生偏移，从而导致薄膜晶体管输出端电压发生偏差，继而发光单元亮度发生偏差。相关技术中，通常采用像素内部补偿的方式对驱动晶体管的阈值电压和迁移率进行补偿。
但是，内部补偿具有一定的局限性，当内部补偿无法满足补偿时，需要采用外部补偿的方式对驱动晶体管的阈值电压和迁移率进行补偿。外部补偿技术中，需要通过检测线在感测期间检测驱动晶体管输出端的电流或电压用于计算补偿电压。
然而，随着显示器屏幕的刷新率逐步上升，驱动晶体管的充电时间越来越短，驱动晶体管在感测期间输入到感测线上的电流和电压越来越小，与感测线连接的数模转换器将无法感测到感测线上电流或电压的大小，从而无法计算补偿电压。
需要说明的是，在上述背景技术部分公开的信息仅用于加强对本公开的背景的理解，因此可以包括不构成对本领域普通技术人员已知的现有技术的信息。
发明内容
本公开提供了一种像素电路、像素电路感测方法及显示面板。
根据本公开的一个方面，提供一种像素电路，包括：显示像素驱动电路、感测线以及至少一个非显示像素驱动电路。显示像素驱动电路用于驱动显示子像素，所述显示像素驱动电路包括第一驱动晶体管；感测线与所述第一驱动晶体管的输出端连接，用于感测所述第一驱动晶体管的输出端的电流；每个所述非显示像素驱动电路用于驱 动一个非显示子像素，所述非显示像素驱动电路包括第二驱动晶体管，所述第二驱动晶体管的输出端与所述感测线连接，用于向所述感测线输入补偿电流。
在本公开的一种示例性实施例中，所述像素电路还包括可控电压源，所述可控电压源与所述第二驱动晶体管的控制端连接，用于控制所述第二驱动晶体管的输出端输出预设的补偿电流。
在本公开的一种示例性实施例中，所述显示像素驱动电路与所述非显示像素驱动电路的电路结构相同，所述可控电压源的电压小于第一预设阈值。
在本公开的一种示例性实施例中，所述非显示像素驱动电路中的第二驱动晶体管的输出端不连接发光单元，所述可控电压源的电压大于或者等于第二预设阈值。
在本公开的一种示例性实施例中，所述可控电压源由所述显示子像素的源极驱动电路或者外部电源提供。
在本公开的一种示例性实施例中，所述像素电路还包括外部驱动单元，所述外部驱动单元用于在所述感测线感测所述第一驱动晶体管输出电流期间驱动所述第二驱动晶体管向所述感测线提供所述补偿电流。
根据本公开的一个方面，提供一种像素电路感测方法，包括：
利用感测线感测显示像素驱动电路中第一驱动晶体管的输出电流；
在所述感测线感测所述第一驱动晶体管输出电流期间，利用至少一个非显示像素驱动电路向所述感测线输入补偿电流。
根据本公开的一个方面，提供一种显示面板，包括上述的像素电路。
在本公开的一种示例性实施例中，所述显示面板包括行列分布的多个显示像素，每个显示像素包括多个显示子像素，每个显示像素中的多个显示子像素与同一条感测线连接，其中，一条感测线连接至少一个非显示子像素。
在本公开的一种示例性实施例中，所述显示面板包括至少一行非显示子像素，各行非显示子像素的个数等于各行显示子像素的个数；或者各行非显示子像素的个数等于各行显示子像素的个数的1/2、1/3或者1/4。
应当理解的是，以上的一般描述和后文的细节描述仅是示例性和解释性的，并不能限制本公开。
附图说明
此处的附图被并入说明书中并构成本说明书的一部分，示出了符合本公开的实施例，并与说明书一起用于解释本公开的原理。显而易见地，下面描述中的附图仅仅是本公开的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为根据本公开一个或多个实施例的像素电路的结构示意图；
图2为根据本公开一个或多个实施例的像素电路感测方法的流程图；
图3为相关技术中一种显示面板中像素感测的结构示意图；
图4为根据本公开一个或多个实施例的显示面板中像素的分布结构图；
图5为根据本公开一个或多个实施例的显示面板中像素的分布结构图；
图6为根据本公开一个或多个实施例的显示面板中像素的分布结构图；
图7为根据本公开一个或多个实施例的显示面板中像素的分布结构图。
具体实施方式
现在将参考附图更全面地描述示例实施例。然而，示例实施例能够以多种形式实施，且不应被理解为限于在此阐述的范例；相反，提供这些实施例使得本公开将更加全面和完整，并将示例实施例的构思全面地传达给本领域的技术人员。图中相同的附图标记表示相同或类似的结构，因而将省略它们的详细描述。
虽然本说明书中使用相对性的用语，例如“上”“下”来描述图标的一个组件对于另一组件的相对关系，但是这些术语用于本说明书中仅出于方便，例如根据附图中所述的示例的方向。能理解的是，如果将图标的装置翻转使其上下颠倒，则所叙述在“上”的组件将会成为在“下”的组件。其他相对性的用语，例如“高”“低”“顶”“底”“左”“右”等也作具有类似含义。当某结构在其它结构“上”时，有可能是指某结构一体形成于其它结构上，或指某结构“直接”设置在其它结构上，或指某结构通过另一结构“间接”设置在其它结构上。
用语“一个”、“一”、“所述”用以表示存在一个或多个要素/组成部分/等；用语“包括”和“具有”用以表示开放式的包括在内的意思并且是指除了列出的要素/组成部分/等之外还可存在另外的要素/组成部分/等。
本示例性实施例提供一种像素电路，如图1所示，为本公开像素电路一种示例性实施例的结构示意图。该像素电路包括：显示像素驱动电路1、感测线2以及非显示像素驱动电路3。显示像素驱动电路1用于驱动显示子像素，所述显示像素驱动电路包括第一驱动晶体管11；感测线2与所述第一驱动晶体管11的输出端连接，用于感测所述第一驱动晶体管11的输出端的电流；所述非显示像素驱动电路3用于驱动非显示子像素，所述非显示像素驱动电路3包括第二驱动晶体管31，所述第二驱动晶体管31的输出端与所述感测线2连接，用于向所述感测线2输入补偿电流。其中，感测线2连接有模数转换器(图中未画出)，用于检测检测线上的电流。
本公开提出的像素电路通过非显示像素驱动电路向感测线提供补偿电流，使得在感测期间感测线上的电流在数模转换器感测区间内，从而通过感测线上的总电流与补偿电流的差值获得显示像素驱动电路中第一驱动晶体管在检测期间的输出电流。一方面，该像素电路可以实现第一驱动晶体管输出电流较小时的电流感测；另一方面，该像素电路结构简单，成本较低。
在其他示例性实施例中，非显示像素驱动电路可以为多个，多个非显示像素驱动电路中的驱动晶体管的输出端同时连接在感测线上，多个非显示像素驱动电路同时为感测线提供补偿电流。
本示例性实施例中，如图1所示，显示像素驱动电路1的电路结构可以为3T1C结构，在其他示例性实施例中，显示像素驱动电路1的电路结构还有更多的选择方式，例如4T1C、7T1C等；同理，本示例性实施例中，非显示像素驱动电路3可以选择为3T1C结构，在其他示例性实施例中，非显示像素驱动电路3还有更多的选择方式，例如4T1C、7T1C等，这些都属于本公开的保护范围。
本示例性实施例中，所述像素电路还可以包括可控电压源(图中未画出)，所述可控电压源与所述第二驱动晶体管31的控制端连接，用于控制所述第二驱动晶体管31的输出端输出预设的补偿电流。如图1所示，可控电压源可以为第二驱动晶体管31的控制端提供可控电压Vdummy，通过调整可控电压Vdummy的大小可以得到预设大小的补偿电流Idummy。通过检测线2检测到的总电流Itotal减去补偿电流Idummy即可得到检测期间第一驱动晶体管11输出端的电流。在其他示例性实施例中，补偿电流还可以通过检测线检测的方式获取，这些都属于本公开的保护范围。
为了节约成本，本示例性实施例中，所述显示像素驱动电路1与所述非显示像素驱动电路3的电路结构可以相同，非显示像素驱动电路3可以直接复用显示像素驱动电路1从而节约成本。当非显示像素驱动电路3与显示像素驱动电路1的结构相同时，可控电压源输出的可控电压Vdummy需要小于第一预设阈值，从而避免非显示像素驱动电路3的发光单元发光。本示例性实施例中，非显示像素驱动电路3中的发光单元的跨压可以比显示像素驱动电路中的发光单元的跨压大，从而保证非显示像素驱动电路3中发光单元不发光的前提下增加补偿电流Idummy。在其他示例性实施例中，非显示像素驱动电路3中也可以不设置发光单元，可控电压源输出的可控电压Vdummy可以为任意值。为了保证检测线2的总电流Itotal在数模检测器的检测范围内。所述可控电压源输出的可控电压Vdummy可以大于或者等于第二预设阈值。即可控电压Vdummy在该第二预设阈值下第二驱动晶体管输出的补偿电流Idummy与第一驱动晶体管输出的电流Idisplay之和刚好在数模检测器的检测范围内。其中，所述可控电压源可以由所述显示子像素的源极驱动电路提供，也可以由外部电源提供。
本示例性实施例中，所述像素电路还包括外部驱动单元(图中未画出)，所述外部驱动单元用于在所述感测线感测所述第一驱动晶体管输出电流期间驱动所述第二驱动晶体管向所述感测线提供所述补偿电流。如图1所示，该外部驱动单元可以向非显示像素驱动电路3提供扫描信号S1、S2，非显示像素驱动电路3在扫描信号S1、S2控制下可以在所述感测线感测所述第一驱动晶体管输出电流期间驱动所述第二驱动晶体管向所述感测线提供所述补偿电流。
根据本公开的像素电路通过非显示像素驱动电路向感测线提供补偿电流，使得感 测期间感测线能够在第一驱动晶体管输出端电流较小的情况下完成电流感测，从而实现了高刷新率显示器中像素驱动电路驱动晶体管阈值和迁移率的外部补偿。
本示例性实施例还提供一种像素电路感测方法，如图2所示，为本公开像素电路感测方法一种示例性实施例的流程图。该方法包括：
步骤S1：利用感测线感测显示像素驱动电路中第一驱动晶体管的输出电流；
步骤S2：在所述感测线感测所述第一驱动晶体管输出电流期间，利用至少一个非显示像素驱动电路向所述感测线输入补偿电流。
本示例性实施例提供的像素电路感测方法与上述像素电路具有相同的技术特征和工作原理，上述内容已经做出详细说明，此处不再赘述。
如图3所示，为相关技术中一种显示面板中像素感测的结构示意图。该显示面板包括行列分布的多个显示像素，每个显示像素包括四个显示子像素R、G、B、W，每个显示像素中的多个显示子像素与同一条感测线Sense Line连接，由于驱动显示子像素的显示像素驱动电路中的驱动晶体管在感测期间输出电流较小，与感测线连接模数转换器无法感测到该驱动晶体管的输出电流。
基于此，本示例性实施例还提供一种显示面板，包括上述的像素电路。
本示例性实施例提供的显示面板与上述像素电路具有相同的技术特征和工作原理，上述内容已经做出详细说明，此处不再赘述。
本示例性实施例中，如图4所示，为本公开显示面板一种示例性实施例中像素的分布结构图。所述显示面板可以包括行列分布的多个显示像素，每个显示像素包括四个显示子像素，每个显示像素中的多个显示子像素R、G、B、W与同一条感测线Sense Line连接，其中，一条感测线连接有一个非显示子像素D。本示例性实施例中，由于感测线Sense Line列向分布，为了避免走线交叠分布，非显示子像素D可以成行分布于显示像素的上部且与显示子像素成列分布。应该理解的是，非显示子像素D还可以成行分布于显示像素的下部或者显示面板的上的任意位置；在其他示例性实施例中，每个显示像素还可以包括三个子像素R、G、B，这些都属于本公开的保护范围。
在其他示例性实施例中，如图5所示，为本公开显示面板另一种示例性实施例中像素的分布结构图。非显示子像素D可以成行分布于显示像素的上部，非显示子像素的个数可以与显示子像素的列数相同且与显示子像素成列分布。位于同一列的非显示子像素D与显示子像素连接于同一条感测线Sense Line。该设计可以实现感测线Sense Line感测显示子像素的驱动电路输出电流时，四个非显示子像素的驱动电路可以同时对感测线Sense Line进行补偿。此外，通过改变该显示子像素D的驱动时序，该设计还可以实现，感测线Sense Line感测每一个显示子像素输出电流时都可以有一个对应的非显示子像素D对感测线Sense Line进行电流补偿，从而实现对不同显示子像素的区别补偿。应该理解的是，非显示子像素还可以设置多行，各行非显示子像素的个数还可以等于各行显示子像素的个数的1/2、1/3，这些都属于本公开的保护范 围。
如图6所示，为本公开显示面板一种示例性实施例中像素的分布结构图。图中省略了感测线Sense Line连接部分。每列显示子像素与一条数据线DL连接，非显示子像可以同一外部电源DC连接，外部电源DC向非显示子像的驱动晶体管的控制端提供可控电压。在其他示例性实施例中，如图7所示，为本公开显示面板一种示例性实施例中像素的分布结构图。图中省略了感测线Sense Line连接部分。非显示子像可以通过一条数据线DL与显示子像素的源极驱动电路(图中未给出)连接，显示子像素的源极驱动电路向非显示子像的驱动晶体管的控制端提供可控电压。
本领域技术人员在考虑说明书及实践这里发明的发明后，将容易想到本公开的其它实施方案。本申请旨在涵盖本公开的任何变型、用途或者适应性变化，这些变型、用途或者适应性变化遵循本公开的一般性原理并包括本公开未发明的本技术领域中的公知常识或惯用技术手段。说明书和实施例仅被视为示例性的，本公开的真正范围和精神由所附的权利要求指出。
上述所描述的特征、结构或特性可以以任何合适的方式结合在一个或更多实施方式中，如有可能，各实施例中所讨论的特征是可互换的。在上面的描述中，提供许多具体细节从而给出对本公开的实施方式的充分理解。然而，本领域技术人员将意识到，可以实践本公开的技术方案而没有特定细节中的一个或更多，或者可以采用其它的方法、组件、材料等。在其它情况下，不详细示出或描述公知结构、材料或者操作以避免模糊本公开的各方面。

Claims (10)

  1. 一种像素电路，包括：
    显示像素驱动电路，用于驱动显示子像素，所述显示像素驱动电路包括第一驱动晶体管；
    感测线，与所述第一驱动晶体管的输出端连接，用于感测所述第一驱动晶体管的输出端的电流；
    至少一个非显示像素驱动电路，每个所述非显示像素驱动电路用于驱动一个非显示子像素，所述非显示像素驱动电路包括第二驱动晶体管，所述第二驱动晶体管的输出端与所述感测线连接，用于向所述感测线输入补偿电流。
  2. 根据权利要求1所述的像素电路，其中，所述像素电路还包括可控电压源，所述可控电压源与所述第二驱动晶体管的控制端连接，用于控制所述第二驱动晶体管的输出端输出预设的补偿电流。
  3. 根据权利要求2所述的像素电路，其中，所述显示像素驱动电路与所述非显示像素驱动电路的电路结构相同，所述可控电压源的电压小于第一预设阈值。
  4. 根据权利要求2或3所述的像素电路，其中，所述非显示像素驱动电路中的第二驱动晶体管的输出端不连接发光单元，所述可控电压源的电压大于或者等于第二预设阈值。
  5. 根据权利要求2至4中任意一项所述的像素电路，其中，所述可控电压源由所述显示子像素的源极驱动电路或者外部电源提供。
  6. 根据权利要求1至5中任意一项所述的像素电路，其中，所述像素电路还包括外部驱动单元，所述外部驱动单元用于在所述感测线感测所述第一驱动晶体管输出电流期间驱动所述第二驱动晶体管向所述感测线提供所述补偿电流。
  7. 一种像素电路感测方法，包括：
    利用感测线感测显示像素驱动电路中第一驱动晶体管的输出电流；
    在所述感测线感测所述第一驱动晶体管输出电流期间，利用至少一个非显示像素驱动电路向所述感测线输入补偿电流。
  8. 一种显示面板，包括如权利要求1-6任一项所述的像素电路。
  9. 根据权利要求8所述的显示面板，其中，所述显示面板包括行列分布的多个显示像素，每个显示像素包括多个显示子像素，每个显示像素中的多个显示子像素与同一条感测线连接，其中，一条感测线连接至少一个非显示子像素。
  10. 根据权利要求9所述的显示面板，其中，所述显示面板包括至少一行非显示子像素，各行非显示子像素的个数等于各行显示子像素的个数；或者各行非显示子像素的个数等于各行显示子像素的个数的1/2、1/3或者1/4。
PCT/CN2019/086471 2018-05-11 2019-05-10 像素电路、像素电路感测方法及显示面板 WO2019214735A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/621,310 US11017713B2 (en) 2018-05-11 2019-05-10 Pixel circuit, sensing method for pixel circuit, and display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201810450593.X 2018-05-11
CN201810450593.XA CN108630140A (zh) 2018-05-11 2018-05-11 像素电路、像素电路感测方法及显示面板

Publications (1)

Publication Number Publication Date
WO2019214735A1 true WO2019214735A1 (zh) 2019-11-14

Family

ID=63692791

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/086471 WO2019214735A1 (zh) 2018-05-11 2019-05-10 像素电路、像素电路感测方法及显示面板

Country Status (3)

Country Link
US (1) US11017713B2 (zh)
CN (1) CN108630140A (zh)
WO (1) WO2019214735A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108630140A (zh) 2018-05-11 2018-10-09 京东方科技集团股份有限公司 像素电路、像素电路感测方法及显示面板

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004088626A1 (en) * 2003-04-01 2004-10-14 Koninklijke Philips Electronics N.V. Active matrix display devices with modelling circuit located outside the display area for compensating threshold variations of the pixel drive transistor
CN105144273A (zh) * 2013-05-23 2015-12-09 株式会社日本有机雷特显示器 图像信号处理电路、图像信号处理方法以及显示装置
CN106205496A (zh) * 2015-05-29 2016-12-07 乐金显示有限公司 数据驱动器、有机发光显示面板、有机发光显示装置及其驱动方法
CN106486059A (zh) * 2015-08-31 2017-03-08 乐金显示有限公司 有机发光显示器和驱动该有机发光显示器的方法
CN106816135A (zh) * 2015-11-27 2017-06-09 乐金显示有限公司 有机发光显示面板和有机发光显示装置
CN108010488A (zh) * 2016-10-31 2018-05-08 乐金显示有限公司 显示装置
CN108630140A (zh) * 2018-05-11 2018-10-09 京东方科技集团股份有限公司 像素电路、像素电路感测方法及显示面板

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006525539A (ja) * 2003-05-02 2006-11-09 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ 閾値電圧のドリフト補償を有するアクティブマトリクスｏｌｅｄ表示装置
WO2013094422A1 (ja) * 2011-12-21 2013-06-27 シャープ株式会社 画素回路及び表示装置
CN108022553B (zh) * 2016-10-31 2020-12-01 乐金显示有限公司 可弯曲显示面板和包括可弯曲显示面板的可弯曲显示装置

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004088626A1 (en) * 2003-04-01 2004-10-14 Koninklijke Philips Electronics N.V. Active matrix display devices with modelling circuit located outside the display area for compensating threshold variations of the pixel drive transistor
CN105144273A (zh) * 2013-05-23 2015-12-09 株式会社日本有机雷特显示器 图像信号处理电路、图像信号处理方法以及显示装置
CN106205496A (zh) * 2015-05-29 2016-12-07 乐金显示有限公司 数据驱动器、有机发光显示面板、有机发光显示装置及其驱动方法
CN106486059A (zh) * 2015-08-31 2017-03-08 乐金显示有限公司 有机发光显示器和驱动该有机发光显示器的方法
CN106816135A (zh) * 2015-11-27 2017-06-09 乐金显示有限公司 有机发光显示面板和有机发光显示装置
CN108010488A (zh) * 2016-10-31 2018-05-08 乐金显示有限公司 显示装置
CN108630140A (zh) * 2018-05-11 2018-10-09 京东方科技集团股份有限公司 像素电路、像素电路感测方法及显示面板

Also Published As

Publication number Publication date
US20200098306A1 (en) 2020-03-26
CN108630140A (zh) 2018-10-09
US11017713B2 (en) 2021-05-25

Similar Documents

Publication Publication Date Title
US20200279523A1 (en) Power control circuit for display device
US9019187B2 (en) Liquid crystal display device including TFT compensation circuit
US9952478B2 (en) Display device with positive polarity and negative polarity pixels and method for driving the same
US20110096027A1 (en) Sensor scan drivers, flat panel displays with built-in touch screen including such a sensor scan driver, and methods of driving such flat panel displays
US20080224982A1 (en) Electro-optical device, driving circuit, and electronic apparatus
JP6731834B2 (ja) 表示装置
KR20160007876A (ko) 표시장치
US7764265B2 (en) Driving apparatus for display device and display device including the same and method of driving the same
US10777108B2 (en) Display device and method of driving the same
US10339886B2 (en) Display panel having gate driving circuit and method of monitoring characteristics of gate driving circuit
US11830443B2 (en) Display device, display panel, and display driving method having operation at a low driving frequency
JP4492491B2 (ja) 表示装置
JP6827076B2 (ja) ゲートドライバ、有機発光表示装置およびその駆動方法
WO2019214735A1 (zh) 像素电路、像素电路感测方法及显示面板
KR102416710B1 (ko) 터치표시장치 및 그 구동방법
KR20180024376A (ko) 유기발광표시장치
KR20130044567A (ko) 유기발광 표시장치
KR20200068286A (ko) 피드백 제어 회로, 터치 디스플레이 패널 및 터치 디스플레이 장치
KR20160085929A (ko) 표시장치 및 그 구동방법
TWI455105B (zh) 顯示面板
KR102503690B1 (ko) 박막트랜지스터 어레이 기판과 이를 포함한 표시장치
KR20160092124A (ko) 표시 장치
KR102501906B1 (ko) 액정표시장치와 그 구동 방법
KR102416510B1 (ko) 표시 장치
WO2024000279A1 (zh) 显示面板及其显示方法、显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19800258

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19800258

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 01.04.2021)

122 Ep: pct application non-entry in european phase

Ref document number: 19800258

Country of ref document: EP

Kind code of ref document: A1