WO2019112088A1 - 유니버설 입출력 인터페이스 장치 및 그 제어 방법 - Google Patents
유니버설 입출력 인터페이스 장치 및 그 제어 방법 Download PDFInfo
- Publication number
- WO2019112088A1 WO2019112088A1 PCT/KR2017/014287 KR2017014287W WO2019112088A1 WO 2019112088 A1 WO2019112088 A1 WO 2019112088A1 KR 2017014287 W KR2017014287 W KR 2017014287W WO 2019112088 A1 WO2019112088 A1 WO 2019112088A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- communication
- selection control
- terminal
- terminals
- output
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
Definitions
- the present invention relates to a universal input / output interface apparatus and a control method thereof.
- IOT Internet of Things
- the core of the Internet related business is a plurality of sensors for sensing the surrounding situation and the state of the object, and communication for control.
- a user In order to use a signal output from a plurality of sensors by connecting a core control chip such as a central processing unit (CPU), which controls a plurality of sensors and object Internet operations, a user first inputs a UART (Universal Asynchronous Receiver / Transmitter) It is necessary to determine the communication method used by each sensor, such as a communication method or an I2C (Inter Integrated Circuit) communication method, and connect the corresponding terminal of the control chip and the sensor according to the determined communication method.
- a core control chip such as a central processing unit (CPU), which controls a plurality of sensors and object Internet operations
- UART Universal Asynchronous Receiver / Transmitter
- the number of pins for connection with an external device such as a sensor is also increased as the type of user-selectable communication method increases.
- the number of terminal connection methods of the control chip is increased corresponding to the number of communication methods to be increased, thereby reducing convenience for the user.
- a universal input / output interface apparatus including a central processing unit including a plurality of selection control terminal groups each having a plurality of communication terminals and a plurality of selection control terminals, A plurality of selection control terminals connected to the plurality of selection control terminals and a plurality of selection control terminals connected to one of the plurality of input terminals according to a selection control signal applied to the plurality of selection control terminals, And a storage unit connected to the central processing unit and storing a value of a selection control signal output to each of the selection control terminal groups according to the determined communication method, A value stored in the storage unit, And the at least one multiplexer outputs one of the plurality of communication terminals through the at least one selection control terminal group to the output terminal of the selection control terminal group according to a signal applied to the selection control terminal through the at least one selection control terminal group. Terminal.
- the number of the plurality of selection control terminals included in the selection control signal group may be determined according to the number of the communication terminals.
- the number of the plurality of communication terminals can be determined according to the number of kinds of communication methods.
- the type of the communication method may be UART communication, I2C communication, SPI (Serial Peripheral Interface) communication, ADC communication, and GPIO (general-purpose input / output) communication.
- the plurality of communication terminals may have nine communication terminals including a UART transmission terminal, a UART reception terminal, an I2C SCL terminal, an I2C SDA terminal, an SPI MISO terminal, an SPI MOSI terminal, an SPI CS terminal, an ADC terminal and a GPIO terminal.
- the number of the plurality of selection control terminals included in the selection control signal group may be four.
- the number of the multiplexers may be determined according to the maximum number of communication terminals required according to the communication method.
- the universal input / output interface device may further include a user input unit connected to the central processing unit, and the central processing unit determines a type of a communication method selected by the user using a signal applied from the user input unit .
- One of the plurality of multiplexers may be an extra multiplexer.
- a method of controlling a universal input / output interface device comprising: determining a communication method selected using a signal applied from a user input unit; Reading the value of the signal from the storage unit, and outputting the read selection control signal to the selected control terminal group, wherein the universal input / output interface apparatus includes a plurality of communication terminals and a plurality of selection control terminals A plurality of selection control terminals connected to each of the selection control terminals and a plurality of selection control terminals connected to the plurality of selection terminals, In accordance with the selection control signal applied to the terminal And a plurality of multiplexers each having one output terminal connected to one of the input terminals of the multiplexer.
- the type of the communication method may be UART communication, I2C communication, SPI (Serial Peripheral Interface) communication, ADC communication, and GPIO (general-purpose input / output) communication.
- the plurality of communication terminals may have nine communication terminals including a UART transmission terminal, a UART reception terminal, an I2C SCL terminal, an I2C SDA terminal, an SPI MISO terminal, an SPI MOSI terminal, an SPI CS terminal, an ADC terminal and a GPIO terminal.
- a universal input / output interface device that improves the user's convenience by enabling data exchange between the CPU and the peripheral device through various communication methods using only one universal input / output interface.
- FIG. 1 is a block diagram of a universal input / output interface apparatus according to an embodiment of the present invention.
- FIG. 2 is an operational flowchart of a universal input / output interface apparatus according to an embodiment of the present invention.
- the universal input / output interface apparatus 100 includes a user input unit 110 through which a user performs an input operation, a central processing unit (CPU) 120 connected to the user input unit 110, a central processing unit And a multiplexer unit 140 connected to the central processing unit 120 and having a plurality of multiplexers MUX0 to MUX3.
- the user input unit 110 is for a user's input operation.
- the user input unit 110 generates a signal corresponding to a user's input and outputs the signal to the central processing unit 120.
- the central processing unit 120 determines the operation of the user input unit 110 by reading the state of the signal applied from the user input unit 110.
- the user input unit 110 may be a keyboard, a mouse, a touch pad, or the like.
- the central processing unit 120 is for controlling the operation of the multiplexer unit 140 according to the communication method selected by the user using the user input unit 110 and is configured to control the operation of the multiplexer unit 140 according to a communication method selected from a plurality of communication terminals D0- To select a communication terminal.
- a user selectable communication scheme may be UART communication, I2C communication, SPI (Serial Peripheral Interface) communication, ADC communication, and GPIO (general-purpose input / output) communication.
- I2C communication I2C communication
- SPI Serial Peripheral Interface
- ADC communication ADC communication
- GPIO General-purpose input / output
- UART Tx UART transmission terminal
- UART Rx UART reception terminal
- I2C communication two communication terminals including I2C SCL terminal and I2C SDA terminal are required Do.
- the SPI communication requires a total of three communication terminals including an SPI MISO (Master In Slave Out) terminal, a SPI MOSI (Master Outside In) terminal, and an SPI CS terminal.
- SPI MISO Master In Slave Out
- SPI MOSI Master Outside In
- SPI CS SPI CS terminal
- ADC terminal and GPIO terminal are required.
- the central processing unit 120 has a total of nine communication terminals for these communication methods: UART transmission terminal, UART reception terminal, I2C SCL terminal, SDA terminal, SPI MISO terminal, SPI MOSI terminal, SPI CS Terminal, an ADC terminal, and a GPIO terminal.
- these nine communication terminals are shown as D0 to D8 as shown in Table 1 for convenience of illustration.
- the communication method selectable by the user is one of UART communication, I2C communication, SPI communication, ADC communication, and GPIO communication
- the number of communication terminals required for the selected communication operation is at least one (ADC communication or GPIO communication ) And a maximum of three (in the case of SPI communication).
- the multiplexer unit 140 includes at least three multiplexers.
- the multiplexer unit 140 includes a total of four multiplexers including first through fourth multiplexers MUX0-MUX3, where one multiplexer (e.g., MUX3) is used for spare. That is, when one of the three multiplexers MUX0-MUX2 does not perform a normal operation, the redundant multiplexer MUX3 replaces the function of the multiplexer which does not normally operate. At this time, data related to the multiplexer unit 120 stored in the storage unit 130 in accordance with the replaced multiplexer MUX3 need to be changed.
- one multiplexer e.g., MUX3
- Each multiplexer selects one of a plurality of input signals input to a plurality of input terminals and outputs the selected input signals to an output terminal.
- the input terminals are connected to nine communication terminals D0 to D8, (P0-P3).
- a plurality of selection control terminals formed of four selection control terminals and connected to selection control terminals of the multiplexers MUX0-MUX3 are referred to as one selection control terminal group.
- the processing unit 120 has a total of 16 selection control terminals.
- the set of selection control terminals ⁇ (ID0-ID3), (ID4-ID7), (ID8-ID11) and (ID12-ID15) ⁇ of the selection control terminals connected to the multiplexers MUX0- This is called a selection control terminal set.
- the user selectable communication method is UART communication, I2C communication, SPI (Serial Peripheral Interface) communication, ADC communication and GPIO (general purpose input / output) communication, (ID0 to ID3, ID4 to ID7, ID8 to ID11, and ID12 to ID15) of the central processing unit 120, respectively, connected to the nine communication terminals, And a control terminal.
- the number of multiplexers provided in the multiplexer unit 140 is determined according to the maximum number of communication terminals required according to the communication system, and each multiplexer has a selection control terminal for outputting a selection control signal for selecting one of a plurality of input signals Is determined according to the number of communication terminals of the central processing unit 120 connected to each multiplexer.
- ID3, ID4-ID7, ID8-ID11, ID12-ID15, and ID12-ID15 to select nine communication terminals from each of the multiplexers MUX0-MUX3 of the multiplexer unit 140, , And additionally stores information of the multiplexer which is selected for the communication method selected among the plurality of multiplexers MUX0-MUX3 and becomes the operating state (i.e., the activated state).
- the storage unit 130 stores information on communication terminals to be selected in each of the selected multiplexers.
- the storage unit 130 is finally output from each of the selection control terminal groups (ID0-ID3, ID4-ID7, ID8-ID11, and ID12-ID15) of the central processing unit 120 according to the communication method and output to the multiplexers MUX0- The value of the selection control signal applied to the selection control terminal of the memory cell array is stored.
- the value of the selection control signal for selecting each communication terminal in each of the multiplexers is as shown in [Table 2].
- ID0-ID3, ID4-ID7, ID8-ID11, and ID12-ID12 for selecting the UART transmission terminal UART Tx among the nine communication terminals in each of the multiplexers (MUX0-MUX3) ID15, ID8-ID11, ID12-ID15, ID12-ID15, ID12-ID15) ID15) is " 0100 ".
- the necessary communication terminals are the UART transmission terminal (UART Tx) and the UART reception terminal (UART Rx), so that a total of four multiplexers (MUX0- The selection of the two multiplexers connected to these terminals must be made.
- the first multiplexer MUX0 selects the UART transmission terminal UART Tx and the first multiplexer MUX0 selects the UART transmission terminal UART Tx.
- 2 multiplexer MUX1 is set to select the UART receiving terminal UART Rx, the central processing unit 120 outputs '1000' as the selection control terminal group (ID0-ID3) connected to the first multiplexer MUX0 And outputs '0100' as the selection control terminal group (ID4-ID7) connected to the second multiplexer (MUX1).
- the central processing unit 120 outputs a state of the selection control terminal group (ID8-ID11, ID12-ID15) connected to the remaining multiplexers MUX2 and MUX3 to a state of not outputting a selection control signal -impedance state), and controls the states of the multiplexers MUX2 and MUX3 to be non-active.
- the first and second multiplexers MUX1 and MUX1 are activated, and the first multiplexer MUX0 is connected to nine input terminals, which are respectively connected to the nine input terminals according to the value '1000'
- the UART transmission terminal UART Tx is connected to the output terminal P0 and the second multiplexer Mux0 is connected to the nine input terminals connected to the nine input terminals according to the value 0100, Connect the UART receiving terminal (UART Rx) to the output terminal (P1).
- the external device to which the output terminals P0 to P4 of the multiplexer unit 140 are connected is connected to the UART transmission terminal and the UART reception terminal of the central processing unit 120 via the first and second output terminals P0 and P1 UART communication with the central processing unit 120 is performed.
- the communication method selected by the user is the SPI communication method and the multiplexer activated when the SPI communication method among the four multiplexers (MUX0-MUX3) in the storage unit 130 is the first through third multiplexers MUX0-MUX3 )
- the first multiplexer MUX0 is a multiplexer for the SPI MISO terminal
- the second multiplexer MUX1 is a multiplexer for the SPI MSIO terminal
- the third multiplexer MUX2 is a multiplexer for the SPI CS terminal do.
- the central processing unit 120 uses the data stored in the storage unit 130 to control the activation states of the first through third multiplexers MUX0-MUX3 and the communication terminals MUX0-MUX3, .
- the central processing unit 120 outputs a selection control signal of '1010' to the first selection control terminal group (ID0-ID3) connected to the first multiplexer (Mux0), and the second multiplexer And the selection control terminal group (ID8-ID11) connected to the third multiplexer MUX2 outputs the selection control signal of '1110' to the second selection control terminal group (ID4-ID7) .
- the output terminal P0 of the first multiplexer MUX0 is connected to the SPI MISO terminal of the central processing unit 120 and the output terminal P1 of the second multiplexer MUX1 is connected to the SPI MOSI And the output terminal P2 of the third multiplexer MUX2 is connected to the SPI CS terminal of the central processing unit 120.
- the external device connected to the multiplexer unit 140 is connected to the corresponding communication terminal (SPI MISO terminal, SPI MOSI terminal, SPI CS terminal) of the central processing unit 120 through these three output terminals P0-P2 And the communication operation with the central processing unit 120 can be performed by the SPI method.
- the central processing unit 120 When the operation of the central processing unit 120 starts (S10), the central processing unit 120 reads the signal input through the user input unit 110 And determines a communication method selected by the user (S11).
- the universal input / output interface apparatus 100 further includes an information output unit connected to the central processing unit 120, the central processing unit 120 outputs a selectable communication method to the information output unit, .
- the central processing unit 120 determines the communication method currently in use by using the operation state data using a state flag or the like stored in the storage unit 130 (S12 ).
- the central processing unit 120 stops the currently used communication method (S14).
- the central processing unit 120 stops the output of the selection control signal applied to the corresponding multiplexers MUX0-MUX3 selected for the operation mode in use, thereby putting the state of the selection control terminal into the high impedance state, To perform an operation for the currently selected communication method.
- the central processing unit 120 can perform an operation for the currently selected communication method.
- the central processing unit 120 selects at least one multiplexer MUX0-MUX3 for the communication method selected from the plurality of multiplexers MUX0-MUX3 using the data stored in the storage unit 130, MUX0 to MUX3) (S15).
- the central processing unit 120 outputs a selection control signal of a state determined as a corresponding selection control terminal group (ID0-ID3, ID4-ID7, ID8-ID11, or ID12-ID15) connected to the selected multiplexers MUX0-MUX3 (S16).
- the storage unit 130 stores the value of the selection control signal output to each selection control terminal group according to the determined communication mode, and the central processing unit 120 transmits the selection control signal to the multiplexer MUX0 to MUX3), the type of the communication terminal selected by each selected multiplexer (MUX0 to MUX3), and the value of the selection control signal for the type of the selected communication terminal.
- the central processing unit 120 outputs a selection control signal in a state determined by the corresponding selection control terminal group (ID0-ID3, ID4-ID7, ID8-ID11, or ID12-ID15) for the selected communication method and outputs the selection control signal to the multiplexer unit 120
- the connection between the external device and the corresponding communication terminal of the central processing unit 120 is established.
- the central processing unit 120 stores information on the type of the currently used communication method in the storage unit 120 (S17).
- each selected multiplexer MUX-MUX3 is connected to the input terminal according to the value of the selection control signal applied thereto D8 of the central processing unit 120 to be connected to its own output terminals P0-P3.
- the communication terminal of the plurality of communication terminals D0-D8 of the central processing unit 120 is connected to the external device connected to the multiplexer unit 140 in accordance with the communication method selected by the user.
- the connection between the communication terminals D0-D8 of the central processing unit 120 and the external device is automatically performed according to the communication method desired by the user. Therefore, even if the user does not know the function and role of each output terminal of the central processing unit 120, the communication terminal corresponding to the selected communication method is connected to the external device among the plurality of output terminals, Thereby improving the stability.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
Abstract
Description
D0 | UART 전송 단자(UART Tx) |
D1 | UART 수신 단자(UART Rx) |
D2 | I2C SCL 단자 |
D3 | I2C SDA 단자 |
D4 | SPI MISO 단자 |
D5 | SPIO MOSI 단자 |
D6 | SPI CS 단자 |
D7 | ADC 단자 |
D8 | GPIO 단자 |
멀티플렉서 | 멀티플렉서의 출력단자 | 선택 제어 신호의 값 | |||
ID0 | ID1 | ID2 | ID3 | ||
MUX0 | UART Tx 단자 | 1 | 0 | 0 | 0 |
UART Rx 단자 | 0 | 1 | 0 | 0 | |
I2C SCL 단자 | 1 | 1 | 0 | 0 | |
I2C SDA 단자 | 0 | 0 | 1 | 0 | |
SPI MISO 단자 | 1 | 0 | 1 | 0 | |
SPIO MOSI 단자 | 0 | 1 | 1 | 0 | |
SPI CS 단자 | 1 | 1 | 1 | 0 | |
ADC 단자 | 0 | 0 | 0 | 1 | |
GPIO 단자 | 0 | 0 | 0 | 0 | |
멀티플렉서 | 멀티플렉서의 출력단자 | 선택 제어 신호의 값 | |||
ID4 | ID5 | ID6 | ID7 | ||
MUX1 | UART Tx 단자 | 1 | 0 | 0 | 0 |
UART Rx 단자 | 0 | 1 | 0 | 0 | |
I2C SCL 단자 | 1 | 1 | 0 | 0 | |
I2C SDA 단자 | 0 | 0 | 1 | 0 | |
SPI MISO 단자 | 1 | 0 | 1 | 0 | |
SPIO MOSI 단자 | 0 | 1 | 1 | 0 | |
SPI CS 단자 | 1 | 1 | 1 | 0 | |
ADC 단자 | 0 | 0 | 0 | 1 | |
GPIO 단자 | 0 | 0 | 0 | 0 | |
멀티플렉서 | 멀티플렉서의 출력단자 | 선택 제어 신호의 값 | |||
ID8 | ID9 | ID10 | ID11 | ||
MUX2 | UART Tx 단자 | 1 | 0 | 0 | 0 |
UART Rx 단자 | 0 | 1 | 0 | 0 | |
I2C SCL 단자 | 1 | 1 | 0 | 0 | |
I2C SDA 단자 | 0 | 0 | 1 | 0 | |
SPI MISO 단자 | 1 | 0 | 1 | 0 | |
SPIO MOSI 단자 | 0 | 1 | 1 | 0 | |
SPI CS 단자 | 1 | 1 | 1 | 0 | |
ADC 단자 | 0 | 0 | 0 | 1 | |
GPIO 단자 | 0 | 0 | 0 | 0 | |
멀티플렉서 | 멀티플렉서의 출력단자 | 선택 제어 신호의 값 | |||
ID12 | ID13 | ID14 | ID15 | ||
MUX3 | UART Tx 단자 | 1 | 0 | 0 | 0 |
UART Rx 단자 | 0 | 1 | 0 | 0 | |
I2C SCL 단자 | 1 | 1 | 0 | 0 | |
I2C SDA 단자 | 0 | 0 | 1 | 0 | |
SPI MISO 단자 | 1 | 0 | 1 | 0 | |
SPIO MOSI 단자 | 0 | 1 | 1 | 0 | |
SPI CS 단자 | 1 | 1 | 1 | 0 | |
ADC 단자 | 0 | 0 | 0 | 1 | |
GPIO 단자 | 0 | 0 | 0 | 0 |
Claims (12)
- 복수의 통신 단자 및 복수의 선택 제어단자를 각각 구비한 복수의 선택 제어 단자 군을 포함하는 중앙 처리부,상기 복수의 통신 단자에 각각 연결되어 있는 복수의 입력 단자, 각 선택 제어 단자 군에 연결되어 있는 복수의 선택 제어 단자 및 상기 복수의 선택 제어 단자로 인가되는 선택 제어 신호에 따라 상기 복수의 입력 단자 중 하나와 연결되는 하나의 출력 단자를 각각 갖는 복수의 멀티플렉서, 그리고상기 중앙 처리부에 연결되어 있고, 판정된 통신 방식에 따라 상기 각 선택 제어 단자 군으로 출력되는 선택 제어 신호의 값이 저장되어 있는 저장부를 포함하고,상기 중앙 처리부는 상기 저장부에 저장되어 있는 값을 이용하여 통신 방식에 따른 적어도 하나의 선택 제어 단자 군으로 해당 상태의 선택 제어 신호를 출력하고,적어도 하나의 멀티플렉서는 상기 적어도 하나의 선택 제어 단자 군을 통해 선택 제어 단자로 인가되는 신호에 따라 상기 복수의 통신 단자 중 하나를 상기 출력 단자에 연결시키는유니버설 입출력 인터페이스 장치.
- 제1항에서,상기 선택 제어 신호 군에 포함되는 복수의 선택 제어 단자의 개수는 상기 복수의 통신 단자의 개수에 따라 정해지는 유니버설 입출력 인터페이스 장치.
- 제2항에서,상기 복수의 통신 단자의 개수는 상기 통신 방식의 종류의 수에 따라 정해지는 유니버설 입출력 인터페이스 장치.
- 제3항에서,상기 통신 방식의 종류는 UART 통신, I2C 통신, SPI(Serial Peripheral Interface) 통신, ADC 통신 및 GPIO(General-purpose input/output) 통신인 유니버설 입출력 인터페이스 장치.
- 제4항에서,상기 복수의 통신 단자는 UART 전송 단자, UART 수신 단자, I2C SCL 단자, I2C SDA 단자, SPI MISO 단자, SPI MOSI 단자, SPI CS 단자, ADC 단자 및 GPIO 단자로 이루어진 9개의 통신 단자를 갖는 유니버설 입출력 인터페이스 장치.
- 제5항에서,상기 선택 제어 신호 군에 포함되는 복수의 선택 제어 단자의 개수는 4개인 유니버설 입출력 인터페이스 장치.
- 제1항에서,상기 멀티플렉서의 개수는 통신 방식에 따른 필요한 최대 통신 단자 수에 따라 정해지는 유니버설 입출력 인터페이스 장치
- 제1항에서,상기 중앙 처리부에 연결되어 있는 사용자 입력부를 더 포함하고,상기 중앙 처리부는 상기 사용자 입력부로부터 인가되는 신호를 이용하여 사용자에 의해 선택된 통신 방식의 종류를 판정하는 유니버설 입출력 인터페이스 장치.
- 제1항에서,상기 복수의 멀티플렉서 중 하나는 여분의 멀티플렉서인 유니버설 입출력 인터페이스 장치.
- 유니버설 입출력 인터페이스 장치의 제어 방법에서,사용자 입력부로부터 인가되는 신호를 이용하여 선택된 통신 방식을 판정하는 단계, 그리고상기 통신 방식에 따라서 복수의 선택 제어 단자 군으로 각각 출력되는 선택 제어 신호의 값을 저장부에서 읽어오는 단계, 그리고읽어온 상기 선택 제어 신호를 각각 해당 선택 제어 단자 군으로 출력하는 단계를 포함하고,상기 유니버설 입출력 인터페이스 장치는,복수의 통신 단자 및 복수의 선택 제어단자를 구비한 복수의 선택 제어 단자 군을 포함하는 중앙 처리부, 그리고상기 복수의 통신 단자에 각각 연결되어 있는 복수의 입력 단자, 각 선택 제어 단자 군에 연결되어 있는 복수의 선택 제어 단자 및 상기 복수의 선택 제어 단자로 인가되는 선택 제어 신호에 따라 상기 복수의 입력 단자 중 하나와 연결되는 하나의 출력 단자를 각각 갖는 복수의 멀티플렉서를 포함하는유니버설 입출력 인터페이스 장치의 제어 방법.
- 제10항에서,상기 통신 방식의 종류는 UART 통신, I2C 통신, SPI(Serial Peripheral Interface) 통신, ADC 통신 및 GPIO(General-purpose input/output) 통신인 유니버설 입출력 인터페이스 장치의 제어 방법.
- 제11항에서,상기 복수의 통신 단자는 UART 전송 단자, UART 수신 단자, I2C SCL 단자, I2C SDA 단자, SPI MISO 단자, SPI MOSI 단자, SPI CS 단자, ADC 단자 및 GPIO 단자로 이루어진 9개의 통신 단자를 갖는 유니버설 입출력 인터페이스 장치의 제어 방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/KR2017/014287 WO2019112088A1 (ko) | 2017-12-07 | 2017-12-07 | 유니버설 입출력 인터페이스 장치 및 그 제어 방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/KR2017/014287 WO2019112088A1 (ko) | 2017-12-07 | 2017-12-07 | 유니버설 입출력 인터페이스 장치 및 그 제어 방법 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2019112088A1 true WO2019112088A1 (ko) | 2019-06-13 |
Family
ID=66751425
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2017/014287 WO2019112088A1 (ko) | 2017-12-07 | 2017-12-07 | 유니버설 입출력 인터페이스 장치 및 그 제어 방법 |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2019112088A1 (ko) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030093598A1 (en) * | 2001-10-11 | 2003-05-15 | Edwin Park | Universal interface simulating multiple interface protocols |
US20060239692A1 (en) * | 2005-02-25 | 2006-10-26 | Lee Patrick S | System and method for auto-configuring a telecommunication device with an embedded controller |
US7434084B1 (en) * | 2005-03-10 | 2008-10-07 | Cisco Technology, Inc. | Method and apparatus for eliminating sampling errors on a serial bus |
KR20150001593A (ko) * | 2013-06-27 | 2015-01-06 | 삼성전자주식회사 | 범용 직렬 인터페이스 및 이를 포함하는 반도체 장치 |
US20170220519A1 (en) * | 2013-09-11 | 2017-08-03 | Nxp Usa, Inc. | Universal spi (serial peripheral interface) |
-
2017
- 2017-12-07 WO PCT/KR2017/014287 patent/WO2019112088A1/ko active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030093598A1 (en) * | 2001-10-11 | 2003-05-15 | Edwin Park | Universal interface simulating multiple interface protocols |
US20060239692A1 (en) * | 2005-02-25 | 2006-10-26 | Lee Patrick S | System and method for auto-configuring a telecommunication device with an embedded controller |
US7434084B1 (en) * | 2005-03-10 | 2008-10-07 | Cisco Technology, Inc. | Method and apparatus for eliminating sampling errors on a serial bus |
KR20150001593A (ko) * | 2013-06-27 | 2015-01-06 | 삼성전자주식회사 | 범용 직렬 인터페이스 및 이를 포함하는 반도체 장치 |
US20170220519A1 (en) * | 2013-09-11 | 2017-08-03 | Nxp Usa, Inc. | Universal spi (serial peripheral interface) |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6501660B1 (en) | Reliable card detection in a CPCI system | |
US6233635B1 (en) | Diagnostic/control system using a multi-level I2C bus | |
US7895386B2 (en) | USB interface provided with host/device function and its control method | |
US20090193165A1 (en) | Communication circuit of serial peripheral interface devices | |
JP2002288112A (ja) | 通信制御用半導体装置およびインタフェースシステム | |
US20090271556A1 (en) | Connecting multiple peripheral interfaces into one attachment point | |
JPH04317156A (ja) | ドッキング可能ポータブルコンピュータシステム及びそのシステムでの通信ポート割り当て自動構成方法 | |
US6557049B1 (en) | Programmable computerize enclosure module for accommodating SCSI devices and associated method of configuring operation features thereof | |
US20170177538A1 (en) | Communication system with serial ports for automatically identifying device types and communication protocols and method thereof | |
WO2018155791A1 (ko) | 다목적 어댑터 카드 및 그 통합 방법 | |
WO2019112088A1 (ko) | 유니버설 입출력 인터페이스 장치 및 그 제어 방법 | |
US5799208A (en) | Apparatus for data communication between universal asynchronous receiver/transmitter (UART) modules and transceivers in a chip set by selectively connecting a common bus between multiplexer/demultiplexer units | |
EP1581878B1 (en) | Systems and methods for automatic assignment of identification codes devices | |
US6438624B1 (en) | Configurable I/O expander addressing for I/O drawers in a multi-drawer rack server system | |
KR20190067332A (ko) | 유니버설 입출력 인터페이스 장치 및 그 제어 방법 | |
JPH07250069A (ja) | 双方向シリアル通信機能を有する制御機器及びシリアルポート用アダプタ | |
US6145104A (en) | Data processing system external pin connectivity to complex functions | |
EP3182295A1 (en) | Communication system with serial ports for automatically identifying device types and communication protocols and method thereof | |
WO2015080531A1 (en) | Method and apparatus for controlling reconfigurable processor | |
CA2349084A1 (en) | A switching system | |
US6240476B1 (en) | Dynamic allocation of bus master control lines to peripheral devices | |
US5916312A (en) | ASIC having flexible host CPU interface for ASIC adaptable for multiple processor family members | |
KR20060016880A (ko) | 범용 양방향 인터페이스 장치 | |
JPS6028024B2 (ja) | 入出力インタ−フエ−ス装置 | |
CA2347869C (en) | Linked bridge |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17933960 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 17933960 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 19.01.2021) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 17933960 Country of ref document: EP Kind code of ref document: A1 |