WO2019071069A1 - Pre-molded leadframes in semiconductor devices - Google Patents

Pre-molded leadframes in semiconductor devices Download PDF

Info

Publication number
WO2019071069A1
WO2019071069A1 PCT/US2018/054514 US2018054514W WO2019071069A1 WO 2019071069 A1 WO2019071069 A1 WO 2019071069A1 US 2018054514 W US2018054514 W US 2018054514W WO 2019071069 A1 WO2019071069 A1 WO 2019071069A1
Authority
WO
WIPO (PCT)
Prior art keywords
openings
leadframe
bumps
metal strip
leads
Prior art date
Application number
PCT/US2018/054514
Other languages
French (fr)
Inventor
Sreenivasan K. Koduri
Original Assignee
Texas Instruments Incorporated
Texas Instruments Japan Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Incorporated, Texas Instruments Japan Limited filed Critical Texas Instruments Incorporated
Priority to CN201880073966.4A priority Critical patent/CN111357098A/en
Priority to EP18864546.9A priority patent/EP3692569A4/en
Priority to JP2020519681A priority patent/JP7448754B2/en
Publication of WO2019071069A1 publication Critical patent/WO2019071069A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4821Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828Etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49558Insulating layers on lead frames, e.g. bridging members
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49586Insulating layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/034Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/03444Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
    • H01L2224/0345Physical vapour deposition [PVD], e.g. evaporation, or sputtering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/034Manufacturing methods by blanket deposition of the material of the bonding area
    • H01L2224/03444Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
    • H01L2224/03452Chemical vapour deposition [CVD], e.g. laser CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/03Manufacturing methods
    • H01L2224/039Methods of manufacturing bonding areas involving a specific sequence of method steps
    • H01L2224/03912Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/111Manufacture and pre-treatment of the bump connector preform
    • H01L2224/1111Shaping
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/114Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146Plating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • H01L2224/11472Profile of the lift-off mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/116Manufacturing methods by patterning a pre-deposited material
    • H01L2224/1162Manufacturing methods by patterning a pre-deposited material using masks
    • H01L2224/11622Photolithography
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/119Methods of manufacturing bump connectors involving a specific sequence of method steps
    • H01L2224/11912Methods of manufacturing bump connectors involving a specific sequence of method steps the bump being used as a mask for patterning other parts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13012Shape in top view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13012Shape in top view
    • H01L2224/13013Shape in top view being rectangular or square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13012Shape in top view
    • H01L2224/13014Shape in top view being circular or elliptic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • H01L2224/13017Shape in side view being non uniform along the bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • H01L2224/13082Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1401Structure
    • H01L2224/1403Bump connectors having different sizes, e.g. different diameters, heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141Disposition
    • H01L2224/1412Layout
    • H01L2224/1413Square or rectangular array
    • H01L2224/14133Square or rectangular array with a staggered arrangement, e.g. depopulated array
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141Disposition
    • H01L2224/1412Layout
    • H01L2224/1416Random layout, i.e. layout with no symmetry
    • H01L2224/14163Random layout, i.e. layout with no symmetry with a staggered arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605Shape
    • H01L2224/16052Shape in top view
    • H01L2224/16055Shape in top view being circular or elliptic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605Shape
    • H01L2224/16057Shape in side view
    • H01L2224/16058Shape in side view being non uniform along the bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/165Material
    • H01L2224/16501Material at the bonding interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1701Structure
    • H01L2224/1703Bump connectors having different sizes, e.g. different diameters, heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1751Function
    • H01L2224/17515Bump connectors having different functions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81191Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861Lead-frames fixed on or encapsulated in insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19102Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19103Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/36Material effects
    • H01L2924/365Metallurgical effects
    • H01L2924/3656Formation of Kirkendall voids

Definitions

  • This relates generally to semiconductor devices, and more particularly to pre-molded leadframes in semiconductor packages.
  • a semiconductor die is directly mounted to a leadframe via a plurality of interconnect bumps or posts.
  • the plurality of interconnect bumps electrically connects the semiconductor die to the leadframe.
  • Each interconnect bump's contact surface area at the semiconductor die is often the same size as the interconnect bump's contact surface area at the leadframe.
  • a method for forming a semiconductor package includes forming a leadframe for the semiconductor package that involves providing a metal strip having a first side and a second side, wherein the second side opposes the first side, and cutting the first side of the metal strip to a depth Dl according to a cutting pattern to form a plurality of first channels.
  • the depth Dl is less than the height H of the metal strip.
  • Forming the leadframe further includes etching the second side of the metal strip to a depth D2 according to a photoresist pattern to form a second plurality of channels.
  • the depth D2 is shallower than a height HI of the metal strip.
  • the height H being between the first side and the second side of the metal strip.
  • Forming the leadframe also includes inserting an insulating material into the second plurality of channels.
  • the first plurality of channels extends up to or at least partially into the insulating material in the second plurality of channels to form a plurality of leads on the leadframe. At least some of the first plurality of channels are in fluid communication with at least some of the second plurality of channels.
  • the method for forming a semiconductor package further includes coupling a plurality of bumps between a semiconductor die and a plurality of bump landing sites on the plurality of leads of the leadframe, wherein at least some of the plurality of bumps appear to overlap when viewed from an end along at last one of the plurality of leads; and covering at least a portion of the semiconductor die and at least a portion of the leadframe with a molding compound to form the semiconductor package.
  • a method for forming a semiconductor package includes forming a leadframe for the semiconductor package that involves providing a metal strip having a first side and a second side (wherein the second side is opposed to the first side and wherein the metal strip has a height H between the first side and the second side) and cutting the first side of the metal strip to a depth Dl according to a cutting pattern to form a first plurality of openings. Dl is less than the height H.
  • Forming the leadframe further includes applying a photoresist on the second side of the metal strip, applying a chemical etch to the second side of the metal strip according to a photoresist pattern to form a second plurality of openings.
  • a depth D2 of the second plurality of openings is less than the height H of the metal strip.
  • Forming a leadframe further includes removing the photoresist from the second side of the metal strip and applying an insulating material or pre-mold compound into the second plurality of openings.
  • the first plurality of openings extends into the second plurality of openings to form a plurality of leads on the lead frame.
  • the method for forming a semiconductor package further includes coupling a plurality of bumps between a semiconductor die and a plurality of bump landing sites on the plurality of leads of the leadframe. At least some of the plurality of bumps appear to overlap when viewed from an end along at last one of the plurality of leads, and wherein the plurality of leads are at least partially supported by the insulating material.
  • the method also includes covering at least a portion of the semiconductor die and at least a portion of the leadframe with a molding compound to form the semiconductor package.
  • a semiconductor package includes a metal leadframe having a first side and a second side. The second side is opposed to the first side.
  • the metal leadframe includes a first plurality of openings extending partially into the leadframe from the first side, the first plurality of openings having a lateral width Wl; a second plurality of openings extending partially into the leadframe from the second side, the second plurality of openings having a lateral width W2 that is greater than the width Wl, wherein the first plurality of openings intersect the second plurality of openings to form a plurality of leads; and an insulating material or pre-mold compound positioned in the second plurality of openings, wherein the insulating material at least partially supports the plurality of leads.
  • Landing sites are on the first side of the leadframe between the first plurality of openings.
  • the semiconductor package further includes a plurality of bumps extending from the landing sites to a semiconductor die and a molding compounding at least partially covering the plurality of bumps and the metal leadframe. Other examples are provided below.
  • FIG. 1 is a schematic, partial-cut, perspective view of an illustrative semiconductor package.
  • FIG. 2A is a schematic, front view in elevation of a portion of the semiconductor package of FIG. 1.
  • FIG. 2B is a schematic, top view of the semiconductor package of FIG. 2A.
  • FIGS. 3A-3F are schematic, cross-sectional, elevation views of an illustrative leadframe showing process steps for forming an illustrative leadframe.
  • FIG. 4A is a schematic, perspective view of a portion of an illustrative semiconductor package.
  • FIG. 4B is a schematic, front view in elevation of the semiconductor package of FIG. 4A.
  • FIG. 4C is a schematic, top view of the semiconductor package of FIG. 4A.
  • FIG. 4D is a schematic, top view of the semiconductor package of FIG. 4A with the second plurality of openings shown via hidden lines.
  • FIG. 5 is a schematic, top view of a portion of an illustrative semiconductor package.
  • FIG. 6 is a schematic, top view of a portion of an illustrative semiconductor package.
  • FIG. 7 is a schematic, top view of a portion of an illustrative semiconductor package.
  • FIG. 8 is a schematic, top view of a portion of an illustrative semiconductor package.
  • FIG. 9A is a schematic, top view of a portion of an illustrative semiconductor package.
  • FIG. 9B is a schematic, front view in elevation of the semiconductor package of FIG. 9A.
  • FIG. 10 is a schematic, top view of a portion of an illustrative semiconductor package.
  • FIG. 11 is a schematic, top view of a portion of an illustrative semiconductor package.
  • FIG. 12 is an illustrative method of forming a semiconductor package.
  • Some semiconductor packages are configured such that a semiconductor die is directly mounted to a leadframe via a plurality of interconnect bumps, pillars, or posts. This type of packaging may provide improved electrical and thermal performance over other types of leaded packages that use wire bonding. Moreover, by eliminating the wire bonds that connect the semiconductor die to the leadframe, the package parasitic can be reduced.
  • semiconductor dies generally have a smaller available surface area for connecting to the interconnect bumps as compared to leadframes. And with the increased proliferation and functionality of electronics, it is desirable to further reduce the size of the semiconductor die. Consequently, as semiconductor dies shrink, the amount of surface area available for interconnect bump connections also shrinks.
  • the surface area available on the semiconductor die for interconnect bump connections is one of the factors that helps determine the diameter size of the interconnect bump and the number of interconnect bumps that can be used to connect the semiconductor die to the leadframe.
  • the interconnect bumps have had a uniform, cylindrical shape; e.g., the diameter of the interconnect bump is uniform between the interconnect bump's die side and leadframe side.
  • the interconnect bump's contact surface area at its die-connection side is the same as its contact surface area at its leadframe-connection side. Reducing the diameter of the interconnect bumps, reduces the interconnect bump's contact surface area not only on the semiconductor die but also the leadframe.
  • a reduction in the interconnect bump's contact surface area on the leadframe tends to causes the power and current density to increase at the junction between the interconnect bump and the leadframe.
  • Increasing the power and current densities may result in higher temperatures and premature failures due to electromigration at the junction between the interconnect bump and the leadframe.
  • Solder materials used to attach the interconnect bumps to the leadframe may contribute to electromigration issues due to the properties of the solder material used in attaching the interconnect bumps to the leadframe.
  • Reducing the spacing between the leadframe leads or developing patterned leads may increase the available surface area on the leadframe for bump connection.
  • a pre-mold compound positioned in at least a portion of the spacing between the leadframe leads provides structural support to the leadframe, allowing for further customization of the leadframe design, including islands, as described in more detail herein, and closer leads.
  • the semiconductor package 100 includes a leadframe 102, a semiconductor die 104 and a plurality of bumps 106 that electrically connect sites on the semiconductor die 104 to the leadframe 102.
  • the plurality of bumps 106 includes a first end 108 connected to sites on the semiconductor die 104 and an opposing, second end 110 connected to landing sites 136 on the leadframe 102.
  • the first end 108 is coupled to a plurality of copper over anything (COA) elements 109.
  • the leadframe 102 includes a plurality of leadframe leads 116 for receiving the second end 110 of the plurality of bumps 106 on areas that may be referred to as landing sites 136 of which 117 is one particular example.
  • the plurality of leadframes leads 116 or lead strips are physically separated from each other and are separated using a first plurality of openings 118 and a second plurality of openings 120.
  • the first plurality of openings 118 is sized to enlarge the available area on the leadframe leads 116 for receiving the plurality of bumps 106.
  • a pre-mold compound 122 is positioned in the second plurality of openings 120 to provide structural support to the plurality of leads 116 of the leadframe 102.
  • the pre-mold compound 122 substantially fills or partially fills the second plurality of openings 120.
  • the available area on the leadframe leads 116 may be referred to as landing areas or strips or landing sites 136; each landing site is an area on the leadframe lead for receiving the base or end of a bump. Aspects of the leadframe 104 are described in more detail below.
  • the semiconductor package 100 includes a solder material 112 positioned between the plurality of bumps 106 and the leadframe 102.
  • the solder material 112 is used to attach the second end 110 of the plurality of bumps 106 to the landing site 136 on the leadframe 102.
  • the solder material 112 is formed of a tin-silver (SnAg) alloy.
  • SnPb, Sn, SnAgCu, or other alloys of Sn or Bi to name some.
  • a solder-bump interface 126 is formed between the second end 110 of the plurality of bumps 106, which may be power or signal bumps or other connective bumps, and the solder material 116.
  • the solder-bump interface 126 may be subject to electromigration problems, including void propagation. Increased current densities can contribute to breakdown of the solder-bump interface 126, which can create reliability issues and prevent the placing of some types of active circuits in the semiconductor die 104 adjacent to the plurality of bumps 106.
  • the current densities flowing through the solder- bump interface 126 are decreased, thereby increasing the life of the solder-bump interface 126 and the semiconductor die 104.
  • the semiconductor package 100 further includes a molding compound 114 to protect the components in the semiconductor package 100.
  • the molding compound 114 provide structural support to the semiconductor package 100 and covers at least a portion of the leadframe 102, the semiconductor die 104, the plurality of bumps 106 or any combination thereof.
  • the molding compound 114 further fills in the gaps between components of the semiconductor package 100, such as, for example, between the plurality of bumps 106 or in the first plurality of openings 118 of the leadframe 102.
  • the molding compound 114 is an epoxy, polymer or other insulating material. The molding compound 114 is generally added after the semiconductor die 104 and leadframe 102 have been assembled together.
  • the pre-mold compound 122 is positioned in or otherwise fills the second plurality of openings 120.
  • the pre-mold compound 122 is an epoxy, polymer, ceramic or other insulating material.
  • the pre- mold compound 122 is added during formation of the leadframe 102 and before the semiconductor die 104 and the leadframe 102 having been assembled together (FIGS. 3A-3F below, discuss formation of the leadframe 102 in more detail). Molding compound 114, however, is added after the semiconductor die 104 and the leadframe 102 have been assembled together.
  • the pre-mold compound 122 is directed primarily to providing structural support to the leadframe 102, whereas the molding compound 114 is directed to providing structural support to the semiconductor package 100 in general.
  • the pre-mold compound 122 improves the rigidity of the leadframe 102, by providing structural support, and improves the flatness of the leadframe 102.
  • the pre-mold compound 122 assists with local rigidity. When certain portions of the leadframe features (or lead fingers or leads) become too long and cantilever, then they tend to locally bend. In some examples, having a pre-mold compound 122 holds the whole structure and its components together.
  • the pre-mold compound 122 also addresses rigidity against the whole leadframe bending. As the leadframe gets bigger and thinner metal (to get better design rules), the one or both ends of the leadframe may bend and, in some aspects, the pre-mold compound 122 helps address the issue.
  • the pre- mold compound 122 also helps address warpage.
  • Warpage can happen along the vertical axis, horizontal lateral x-axis, horizontal y-axis, or a combination of these to create bowl shape of warpage; thus, in some examples, the pre-mold compound 122 addresses the warpage as well.
  • the leadframes can be handled/passed through the grooves and slots of manufacturing machines, can be reliably inserted and taken from the carriers without damaging, and when the die is connected, ensures all the pins are in contacts and attached completely.
  • FIG. 2A represents a schematic front view in elevation
  • FIG. 2B represents a schematic, top view of the plurality of bumps 106 on the leadframe 102.
  • the leadframe 102 includes a first side 128 and an opposing, second side 130, with the plurality of bumps 106 connected to the first side 128.
  • the leadframe 102 has a depth or height, H3, extending between the first side 128 and the second side 130. In some examples, H3 depends on the intended package outline.
  • discrete semiconductor packages that have a single silicon die performing one function tend to have a lead frame thicknesses on the order of 0.38 - 0.64 mm and packages with multi -function integrated circuits are in the range of 0.127 mm - 0.26 mm, but those skilled in the art will appreciate the various thicknesses may be used with different applications and these are only some examples.
  • the leadframe 102 includes the first plurality of openings 118 that extends partially into the leadframe 102 from the first side 128 to a depth or height, HI, and includes the second plurality of openings 120 that extend partially into the leadframe 102 from the second side 130 to a depth or height, H2.
  • the pre-mold compound 122 fills or substantially fills the second plurality of openings 122 to at least provide at least some structural support to the leadframe 102 or isolation of an island as explained elsewhere herein.
  • Both the first plurality of openings 118 and the second plurality of openings 120 extend into the leadframe 102 in a vertical (for orientation shown) direction, e.g., parallel to the z-axis 121.
  • the first plurality of openings 118 and the second plurality of openings 120 are aligned along a vertical axis, e.g., the z-axis 121.
  • the second plurality of openings 120 is wider than the first plurality of openings 118.
  • the first plurality of openings 118 and the second plurality of openings 120 are aligned to intersect and fully separate portions of the leadframe 102 into, for example, the plurality of leadframe leads 116.
  • separation of the leadframe 102 occurs along the z-axis 121, the y-axis 123, the x-axis 125 or a combination thereof; space is formed between portions of the leadframe 102.
  • first plurality of openings 118 and the second plurality of openings 120 are linearly arranged.
  • first plurality of openings 118 are nonlinear or otherwise have a curvature or non-linear pattern, see, e.g., FIG. 4.
  • the first plurality of openings 118 is formed according to a cutting pattern 146 (see, e.g., FIG. 3F). The openings 118, 120 allow for different patterns as explained further below.
  • the first plurality of openings 118 has a lateral width Wl (width of the cut) and, in some examples, is formed using a laser, jet, or other techniques as described further below.
  • the width Wl of the first plurality of openings 118 is less than approximately 75 micrometers.
  • the width Wl of the first plurality of openings 118 is approximately 50 micrometers and in another example 25 micrometers or less.
  • other techniques e.g., using etching only, can create a width of no less than 125 micrometers.
  • the first plurality of openings 118 extend partially into the leadframe 102 from the first side 128.
  • the width Wl of the first plurality of openings 118 impacts the surface area on the first side 128 of the leadframe 102 available for connection with the plurality of bumps 106.
  • the widths, Wl can be smaller than otherwise possible.
  • the width Wl of each of the first plurality of openings 118 differs in size. In one example, one of the first plurality of openings 118 has a width of approximately 25 micrometers and another of the first plurality of openings 118 has a width of approximately 35 micrometers.
  • the second plurality of openings 120 has a lateral width W2 that is greater than Wl .
  • the width W2 of the second plurality of openings 120 is greater than approximately 125 micrometers. In some examples, the width W2 of the second plurality of openings 120 is 200 micrometers or greater.
  • the pre-mold compound 122 allows the width W2 of the second plurality of openings 120 to be greater than would otherwise be possible without the additional structural support provided by the pre-mold compound 122. In some examples, the width W2 of the second plurality of openings 120 is in the range of approximately 50 micrometers to 5mm. The width W2 of each of the second plurality of openings 120 may also differ in size.
  • the width W2 of each of the second plurality of openings 120 depends on printed circuit board (PCB) specifications.
  • PCB printed circuit board
  • one of the second plurality of openings 120 has a width of approximately 125 micrometers and another of the second plurality of openings 120 has a width of approximately 200 micrometers.
  • the width W2 of the second plurality of openings 120 is greater than the width Wl of the first plurality of openings 118.
  • making W2 large while keeping Wl small is one of the issues that the pre-molding addresses. That combination is difficult to achieve otherwise; by having large W2, pins on the PCB can be separated out far to accommodate lower cost manufacturing, high voltages, or routing flexibility.
  • the first plurality of openings 118 has a height HI (or depth Dl), and the second plurality of openings 120 has a height H2 (depth D2).
  • the height HI of the first plurality of openings 1 18 and the height H2 of the second plurality of openings 120 will together equal the height H3 (depth D3, which is total thickness) of the leadframe 102.
  • the height H2 of the second plurality of openings 120 is approximately 50 to 90 percent of the height H3 of the leadframe 102.
  • the height H3 of the leadframe 102 is approximately 200 micrometers
  • the height HI of the first plurality of openings 118 is approximately 50 micrometers
  • the height H2 of the second plurality of openings 120 is approximately 150 micrometers.
  • the height HI of the first plurality of openings 118 is approximately 75 micrometers or less.
  • the pre-mold compound 122 provides support over the second plurality of openings 120, and this allows the height H2 of the second plurality of openings 120 to be larger than would otherwise be possible so that the height HI of the first plurality of openings 118 may be smaller. In some aspects, having a smaller HI, allows for finer or smaller Wl .
  • the pre-molding compound 122 provides the needed support for the thin overhanging cantilevered portion 134 and allows one to do a fine Wl cut using laser, jet, chemical or otherwise as referenced elsewhere herein.
  • the leadframe 102 includes the plurality of leadframe leads 116, with the leadframe leads 116 having a full body portion 132 and a cantilevered portion 134 that extends laterally from the full body portion 132 a length LI .
  • the full body portion 132 extends between the first side 128 and the second side 130 of the leadframe 102.
  • the cantilevered portion 134 extends laterally from the full body portion 132 on the first side 128 of the leadframe 102, which creates a larger surface area on the first side 128 of the leadframe 102 for landing sites for receiving the plurality of bumps 106.
  • the length LI that the cantilevered portion 134 extends from the full body portion 132 is between approximately 0 and 5mm or greater.
  • the pre-molding compound 122 allows for a large variation in the cantilevering, length LI .
  • the pre-mold compound 122 supports, at least in part, the cantilevered portion 134, which allows the length LI that the cantilevered portion 134 extends from the full body portion 132 to be greater than would otherwise occur absent the pre-mold compound 122.
  • the pre-mold compound's 122 support of the cantilevered portion 134 is one of the reasons the width W2 of the second plurality of openings 120 may be increased.
  • the cantilevered portion 134 is approximately the same height or depth as the height HI of the first plurality of openings 118.
  • sections of the cantilevered portion 134 closest to the full body portion 132 have a slightly greater height or thickness than the height HI of the first plurality of openings 118 in some examples.
  • the thickness of the cantilevered portion 134 should be great enough to support the plurality of bumps 106 and prevent fusing of adjacent cantilevered portions during power transfer between the plurality of bumps 106 and the plurality of landing leads 116.
  • the plurality of leadframe leads 116 includes landing areas or strips or landing sites 136 on the first side 128 of the leadframe 102 between members of the first plurality of openings 118.
  • the landing sites 136 extend over the cantilevered portions 134 of the leadframe leads 116, thereby increasing the surface area for landing sites or areas.
  • the landing areas or landing sitesl36 are the areas available for receiving and supporting the plurality of bumps 106.
  • the landing area on strip 136 provides a location for the second end 110 of the respective bump 106 (with concomitant solder 112) to attach; that is, the landing area or landing site provides a place for the base of a corresponding bump on the lead.
  • the plurality of interconnect bumps 106 extend between the semiconductor die 104 and the leadframe 102 parallel to a longitudinal axis 124 in the z-direction 121.
  • the plurality of interconnect bumps 106 may also be referred to as pillars or posts.
  • each of the plurality of interconnect bumps 106 has a nonlinear shape along the longitudinal axis 124.
  • the first end 108 of the plurality of interconnect bumps 106 has a width or diameter that is less than a width or a diameter of the second end 110.
  • the first end 108 of the plurality of interconnect bumps 106 in one example, has a lateral surface area (perpendicular to longitudinal axis) that is less than a lateral surface area of the second end 110 of the plurality of interconnect bumps 106.
  • each of the plurality of interconnect bumps 106 is tapered from the second end 110 to the first end 108, such that each of the plurality of interconnect bumps 106 decreases in lateral width from the second end 110 (lead side) towards the first end 108 (die side).
  • the end surface area (lateral end) of the second end 110 of each of the plurality of interconnect bumps 106 is greater than the size of the end surface area (lateral end) of the first end 108 by a factor of 1 to 3 or more.
  • the surface area of the second end 110 is approximately 2 times the size of the surface area of the first end 108.
  • the ratio between the surface area of the second end 110 and the surface area of the first end 108 may be modified based on the available surface area and components on the semiconductor die 104 and the available surface area, e.g., the bump landing site area 136, on the leadframe 102 for interconnect bump connections. Moreover, due to the structural support provided to the cantilevered portions 134 on the leadframe 102 by the pre-mold compound 122, over which the landing site area 136 may extend, the ratio between the surface area of the second end 110 and the surface area of the first end 108 may be further modified because the landing site area 136 may be able to structurally support a larger surface area of the second end 110 of the plurality of interconnect bumps 106.
  • each of the plurality of interconnects bumps 106 has a truncated- cone or frustum shape along or parallel to the longitudinal axis 124 with a circular cross- sectional shape or other curvilinear shape or some other shape transverse (lateral) to the longitudinal axis 124.
  • the plurality of interconnect bumps 106 has a nonlinear shape along the longitudinal axis 124 with an oval cross-sectional shape transverse to the longitudinal axis 124— although other geometric shapes might be used such as squares, triangles, polygons, oval (see FIG. 4C), or others.
  • the plurality of interconnect bumps 106 may take a number of nonlinear shapes along the longitudinal axis 124 but usually is such that a surface area of the second end 110 is different than the surface area of the first end 108.
  • shaping the plurality of bumps 106 to allow the second end 110 of the plurality of bumps 106 to be larger (vis-a-vis lateral end surface area) than the first end 108 of the plurality of bumps 106 allows the first end 108 to be small enough to fit on landing sites on the semiconductor die 104, while allowing the second end 110 to take advantage of the larger surface area available on the plurality of leadframe leads 116.
  • the landing areas 136 are further increased by reducing the spacing (e.g., the width Wl of the first plurality of openings 118) between the leadframe leads 116 to allow for an even larger second end 110 of the plurality of bumps 106 to connect to the leadframe leads 116. This is a technical advantage.
  • increasing the available surface area on the plurality of lead leads 116 may not only allow for the second end 1 10 of the plurality of bumps 106 to be larger, but the number of the plurality of bumps 106 that may connect to the leadframe 102 may be increased. All of these aspects, individually or together, help reduce current and power densities flowing between the second end 110 of the plurality of bumps 106 and the leadframe 102 and decrease thermal inefficiencies. Likewise, increasing the size of the second end 110 of the plurality of bumps 106 increases the efficiency of the current exchange, which may result in a decrease in heat output at the solder-bump interface 126.
  • FIGS. 3A-3F schematic, cross-sectional diagrams showing process steps for forming a leadframe, e.g., the leadframe 102 of FIG. 1, according to some examples, are presented.
  • the leadframe 102 which has the first side 128, the opposing second side 130 and the depth or height H3 therebetween, is formed of a metal sheet or film 138.
  • the leadframe 102 maintains its height H3 during these formations steps; thus, the first side 128, the second side 130 and the height H3 therebetween also applies to the metal sheet, metal film, or metal strip 138 and will be used to denote the corresponding sides and height of the metal strip 138.
  • the metal strip 138 is formed of copper or a copper alloy. Other suitable metals or materials may be employed.
  • a photoresist 140 is deposited on the second side 130 of the metal strip 138.
  • a mask (not explicitly shown) is placed on the photoresist 140 according to a photoresist pattern 142.
  • the photoresist 140 is exposed to light to form a plurality of openings 144 in the photoresist 140 in accordance with the photoresist pattern 142.
  • a chemical etch is applied to the second side 130 of the metal strip 138 to a depth D2 (FIG. 3C), according to the photoresist pattern 142.
  • the chemical etch forms the second plurality of channels 120, or openings, which has the depth or height D2/H2 from the second side 130.
  • the depth D2 is shallower than the overall height H3 of the leadframe 102.
  • the etch is applied to the second side 130 of the metal strip 138 until 50 to 90 percent of the height H3 of the leadframe 102 (or the metal strip 138) is removed. In some examples, the etch is applied to the second side 130 of the metal strip 138 until 80 percent of the height H3 of the leadframe 102 (or the metal strip 138) is removed.
  • the etching step should leave enough of the metal strip 138 such that the height HI (FIG. 2A) of the first plurality of openings 118 is thick enough to support the plurality of bumps 106 (shown in FIG. 1) at least with pre-mold compound 122 (FIG. 3C) in place and prevent fusion between adjacent leadframe leads 116 (FIG. 2 A) during, for example, power and current transfers between the plurality of bumps 106 and the leadframe 102.
  • Each of the second plurality of openings 120 has the lateral width W2 (FIG. 3C). In some examples, some of the second plurality of openings 120 have different widths than others of the plurality of openings 120. In one example, the width W2 of one of the second plurality of openings 120 is 200 micrometers or greater and the width W2 of another of the second plurality of openings 120 is approximately 150 micrometers. The width W2 of each of the second plurality of openings 120 may be based upon the printed circuit board (PCB) specifications. In some aspects, any of a number of factors may influence the width W2: PCB, operating voltage, level of precision required (noise from the pins next to it), PCB routing flexibility, or PCB manufacturing cost.
  • PCB printed circuit board
  • the photoresist 140 is removed. In some examples, the photoresists 140 is removed later in the formation process. In some examples, the photoresist 140 (FIG. 3C) is removed before or after the pre-mold compound 122 is inserted into the plurality of second channels 120.
  • the pre-mold compound 122 is positioned in the second plurality of openings 120 to partially or substantially fill the same.
  • the pre-mold compound 122 is an insulating material.
  • the first side 128 of the metal strip 138 is cut to a depth Dl, according to the cutting pattern 146.
  • the depth Dl of the cut extends past the portion of the metal strip 138 and into the pre-mold compound 122 to ensure full separation of the metal strip 138.
  • the cut forms the first plurality of openings 118, which has the depth Dl or height HI .
  • the depth Dl/Hl is shallower than the overall height H3 of the leadframe 102.
  • the depth Dl is sufficient to connect the first plurality of openings 118 with the second plurality of openings 120; this provides a common space and provides isolation to form the plurality of leads 116.
  • the first plurality of openings 118 joins with the second plurality of openings 120 in the vertical (for orientation shown) direction to separate the leadframe 102 into the plurality of leadframe leads 116. At least some of the first plurality of openings 118 are over cut such that the cut extends slightly into the pre-mold compound 122, which is in the second plurality of openings 120, such that the depth of the cut is slightly longer than the height HI of the first plurality of openings 118; e.g., the cut depth extends from the first side 128 of the metal strip 138 slightly into the pre-mold compound 122.
  • the cut extends into the pre- mold compound 122 just enough to ensure the metal strip 138 is fully separated into the plurality of leadframe leads 116.
  • the overcut may be up to 15 micrometers or sometimes 20% of H2 in order to achieve complete separation.
  • at least some of the first plurality of openings 118 is fluidly connected to at least some of the second plurality of openings 120.
  • the metal strip 138 is cut such that the first plurality of openings 118 has the lateral width Wl that is less than 75 micrometers and in other examples less than 50 micrometers. In some examples, the metal strip 138 is cut such that the first plurality of openings 118 has the lateral width Wl that is approximately 25 micrometers or less.
  • a laser, a precision water jet, electrical discharge machining, or plasma cutter, mechanical cutter, or any of those described elsewhere, is used to cut the metal strip 138 to form the first plurality of openings 118 therein.
  • Other suitable devices may be used that are capable of creating openings at least less than 50 micrometers wide.
  • these devices may be capable of creating wider openings
  • these cutting devices are capable of creating precise, nonlinear or curved openings according to the cutting pattern 146 and desired depth, e.g., the depth Dl .
  • the cutting pattern 146 and the first plurality of openings 118 have a customized pattern or shape at least in one of the horizontal directions, e.g., the x-axis or y-axis (shown in FIGS. 1-2B) if not both. This provides an advantage, because the pattern may allow larger bumps on the leadframe 102.
  • the lateral width Wl between the first plurality of openings 118 and the height HI of the first plurality of openings 118 is sufficient to prevent fusion between adjacent cantilevered portions 134 during operations.
  • the depth D2 that the second cut, e.g., chemical etch, is applied to the second side 130 of the metal strip 138 is controlled accordingly.
  • the step of cutting the metal strip 138 to form the first plurality of openings 118 is performed after the step of etching the metal strip 138 to form the second plurality of openings 120.
  • the cutting pattern 146 and the photoresist pattern 142 are aligned or coordinated.
  • the photoresist pattern 142 is removed after the cutting step.
  • the cutting of the first side 128 of the metal strip 138 aligns with locations where at least 50 percent of the height HI has been etched from the second side 130 of the metal strip 138.
  • the cut forming the first plurality of openings 118 is made after the cut forming the second plurality of openings 120 and after at least partially filling the second plurality of openings 120.
  • the photoresist pattern 142 is substantially linear such that the second plurality of openings 120 is substantially linear.
  • the cutting pattern 146 is also substantially linear such that the first plurality of openings 118 is substantially linear (see, e.g., FIG. 2B).
  • the cutting pattern 146 is nonlinear, i.e., curvilinear, such that the first plurality of openings 118 is substantially (e.g., majority) nonlinear or curved.
  • a nonlinear cutting pattern may include straight lead portions connected at angles (see, e.g., FIG. 5).
  • FIGS. 4A-4D a portion of a semiconductor package 200 is presented that includes a leadframe 202 with a plurality of interconnect bumps 206 extending therefrom.
  • FIG. 4A represents a schematic, perspective view of the semiconductor package 200.
  • FIG. 4B represents a schematic, front view in elevation of the semiconductor package 200.
  • FIG. 4C represents a schematic, top view of the semiconductor package 200 with a die not shown.
  • FIG. 4D represents another schematic, top view of the semiconductor package 200 without the die and with aspects of the semiconductor package 200 shown via hidden lines.
  • the leadframe 202 has a first side 228 and an opposing, second side 230.
  • the plurality of interconnect bumps 206 extends from the first side 228 of the leadframe 202 toward a die (see 104 in FIG. 1).
  • a first plurality of openings 218 extends into the leadframe 202 from the first side 228, and a second plurality of openings 220 extends into the leadframe 202 from the second side 230.
  • a pre-mold compound 222 is positioned in and fully or partially fills the second plurality of openings 220.
  • first plurality of openings 218 and the second plurality of openings 220 are connected such that the leadframe 202 is fully separated along a vertical (for orientation shown) axis, e.g., the z-axis 237.
  • first plurality of openings 218 and the second plurality of openings 220 are connected such that the leadframe 202 is fully separated along a vertical axis and a horizontal axis, e.g., the z-axis 237 and the y-axis 239 to form a plurality of leads 216.
  • the first plurality of openings 218 and the second plurality of openings 220 are referred to as being in fluid communication and form a common, connected space.
  • the leadframe 202 differs from the leadframe 102 of FIGS. 1-2B in that the first plurality of openings 218 are nonlinear and have a curvature, sinusoidal, custom, or other nonlinear pattern.
  • each of the first plurality of openings 118 illustrated in FIGS. 1-2B is straight or linear along a horizontal (for orientation shown) axis, e.g., the y-axis.
  • the first plurality of openings 218 are still aligned with (over the top of) the second plurality of openings 220 such that the leadframe 202 is fully segmented or separated at least along the z-axis 237 to creation isolation.
  • the leadframe 202 is separated into a plurality of leadframe leads 216.
  • the first plurality of openings 218 and the second plurality of openings 220 are formed using techniques described above with regard to FIGS. 3A-3E. Not only do the precision cutting apparatuses described above form smaller and more precise cuts compared to etching techniques, but the cutting apparatuses, in some examples, form the first plurality of openings 218 in custom, nonlinear geometric shapes. This allows for what appears to be overlapping landing sites (bumps 206 when installed) when viewed from an end (see, e.g., FIG. 4B); this may be referred to as being interdigitized, intermeshed, or apparent bump overlap when viewed from an end along one or more leads (end view).
  • the pre-mold compound 222 further facilitates forming the first plurality of openings 218 in custom, nonlinear geometric shapes for at least the reason that the pre-mold compound 222 provides structural or mechanical support to the leadframe 202, i.e., provides pre-mold compound support.
  • the plurality of interconnect bumps 206 differs from the plurality of interconnect bumps 106 of FIGS. 1-2B in that some of the plurality of interconnect bumps 206 overlap 245 (that is, appear to overlap from certain views including FIG. 4B) others of the plurality of interconnect bumps 206 along one or more horizontal directions, e.g., the x- axis 241, the y-axis 239 or a combination thereof.
  • the plurality of interconnect bumps 206 are sized or shaped to take advantage of the increased and sometimes unique surface areas or bump landing sites 236 on the first side 228 of the leadframe 202.
  • some of the plurality of interconnect bumps 206 are larger than others of the plurality of interconnect bumps 206.
  • the size of each of the plurality of interconnect bumps 206 are customized based on what devices in the semiconductor die the plurality of bumps 206 is connecting to as well as the available surface area on the semiconductor die (104, FIG. 1). Similar to the plurality of bumps 106 illustrated in FIGS. 1-2B, the plurality of bumps 206 are illustrated in FIGS. 4A-4B as having a tapered shape, whereas, for simplicity, the plurality of bumps 206 are schematically illustrated in FIGS. 4C-4D without the tapered details shown in FIGS. 4A-4B.
  • the second plurality of openings 220 are shown via hidden lines; however, a portion of the pre-mold compound 222 that is directly beneath the first plurality of openings 218 is visible.
  • the first plurality of openings 218 align with or are over at least a portion of the second plurality of openings 220 with respect to the z-direction 237. In other words, the first plurality of openings 218 stay within the boundaries of the second plurality of openings 220, as illustrated by the hidden lines demarking opening 220.
  • a first opening 219 of the first plurality of openings 218 is between a first wall 221 and a second wall 223 of a second opening 225 of the second plurality of openings 220.
  • FIG. 5 a schematic, top view of a portion of a semiconductor package 300 is presented.
  • the semiconductor package 300 is similar to the semiconductor package 200 illustrated in FIGS. 4A-4D, except for the shape of a cutting pattern 346.
  • the semiconductor package 300 includes a leadframe 302 segmented into a plurality of leadframe leads 316 via at least a first plurality of openings 318 from a first side 328 and the second plurality of openings (analogous to openings 220) from a second, opposing side.
  • the first plurality of openings 318 extends from a first side 328 of the leadframe 302 toward the second side.
  • the second plurality of openings is not shown but would be arranged analogously to the second plurality of openings 220 in FIGS. 4A-4D.
  • a pre-mold compound 322 is positioned in the second plurality of openings and the portion of the pre-mold compound 322 directly under the first plurality of openings 318 is visible in the figure.
  • the first plurality of openings 318 are arranged according to the cutting pattern 346.
  • the cutting pattern 346 and, thus, the first plurality of openings 318 is overall nonlinear, e.g., having traces out in both the x and y directions at places.
  • the first plurality of openings 318 and the cutting pattern 346 include a number of straight segments 348 connected together to form an angle at each segment, for example angle ⁇ .
  • the first plurality of openings 318 and the cutting pattern 346 is a modified zigzag pattern that extends generally in the direction of the y-axis. While the cutting pattern 346 of FIG. 5 is formed of a number of straight segments 348, in some examples, the cutting pattern 346 also includes curved segments having a rounded profile.
  • a plurality of interconnect bumps 306 extend from the leadframe 302 towards a die (104 in FIG. 1). In some examples, one or more of the plurality of interconnects bumps 306 extend from each of the plurality of leadframe leads 316.
  • the plurality of interconnect bumps 306 are illustrated as having a simple, elliptical shape with a flat top surface. However, it should be appreciated that in some examples, the plurality of interconnect bumps 306 are tapered or otherwise shaped similar to the plurality of interconnect bumps 106 and 206 disclosed above with regards to FIGS. 1-2B or FIGS. 4A-4D, respectively.
  • the interconnect bumps couple the die and leadframe.
  • FIG. 6 a schematic, top view of a portion of an illustrative semiconductor package 400 is presented.
  • the semiconductor package 400 is similar to the semiconductor package 300 illustrated in FIG. 5, except for aspects of a cutting pattern 446.
  • the semiconductor package 400 includes a leadframe 402 segmented into a plurality of leadframe leads 416 via at least a first plurality of openings 418 from the first side 428 and underlying the second plurality of openings from the second side.
  • One or more of a plurality of interconnect bumps 406 extend from landing sites on each of the plurality of leadframe leads 416.
  • the plurality of interconnect bumps 406 are illustrated as having a simple, elliptical shape with a flat top surface.
  • the plurality of interconnect bumps 406 are tapered or otherwise shaped similar to the plurality of interconnect bumps 106 and 206 disclosed above with regards to FIGS. 1-2B or FIGS. 4A-4D, respectively.
  • the first plurality of openings 418 extends from a first side 428 of the leadframe 402.
  • the second plurality of openings is not shown but would be arranged similarly to the second plurality of openings 220 in FIGS. 4A-4D.
  • a pre-mold compound 422 is positioned in the second plurality of openings and the portion of the pre-mold compound 422 directly under the first plurality of openings 418 is visible in the figure.
  • the first plurality of openings 418 are arranged according to the cutting pattern 446.
  • the cutting pattern 446 and, thus, the first plurality of openings 418 are nonlinear along at least one of the horizontal directions, e.g., the y-axis.
  • the first plurality of openings 418 and the cutting pattern 446 include a number of straight segments 448 connected together to form an angle, for example angle ⁇ .
  • the first plurality of openings 418 and the cutting pattern 446 are a modified zigzag pattern that extends along a horizontal direction, such as the y-axis.
  • the first plurality of openings 418 and the cutting pattern 446 include a space or gap 450.
  • the space 450 separates one of the plurality of leadframe leads 417 into a first portion 452 and a second portion 454.
  • the leads include bump landing sites for receiving a plurality of bumps.
  • the space 450 extends through (z-direction) the leadframe 402 such that full separation between the first portion 452 and the second portion 454 is achieved.
  • the space 450 is fully separated from the first portion 452 and the second portion 454 in both a vertical direction (z- axis) and a horizontal direction (x-y plane).
  • the space 450 has a lateral width W4, for example along the x-axis, and a longitudinal length L4, for example along the y-axis.
  • the width W4 is between approximately 25 and 300 micrometers and the length L4 is between approximately 25 and 300 micrometers.
  • the space 450 is formed using a cutting apparatus similar to the cutting apparatus described above with regard to FIGS. 3A-3E.
  • the spaces 450 are used to electrically separate (isolate) the two parts of the leadframe; in this way, one can get more pins or I/O (input/output) functionality.
  • the pre-mold compound 422 allows the lead to be supported notwithstanding gap 450.
  • FIG. 7 a schematic, top view of a portion of an illustrative semiconductor package 500 is presented.
  • the semiconductor package 500 is similar to the semiconductor package 300 illustrated in FIG. 5 and the semiconductor package 400 illustrated in FIG. 6.
  • the semiconductor package 500 illustrates another aspect of how a cutting pattern 546, a first plurality of openings 518, and a plurality of interconnect bumps 506 may be customized into a number of shapes.
  • the semiconductor package 500 includes a leadframe 502 segmented into a plurality of leadframe leads 516 via at least the first plurality of openings 518 and the underlying second plurality of openings (analogous to openings 220).
  • the second plurality of openings are not shown but would be arranged analogously to the second plurality of openings 220 in FIGS. 4A-4D. It should be appreciated that the first plurality of openings 518 connect to the second plurality of openings as described in examples described above. A pre-mold compound 522 is positioned in the second plurality of openings and the portion of the pre-mold compound 522 directly under the first plurality of openings 518 is visible in the figure.
  • the first plurality of openings 518 and the cutting pattern 546 include a space or gap 550.
  • the space 550 separates one of the plurality of leadframe leads 517 into a first portion 552 and a second portion 554.
  • the space 550 extends through (z-direction) the leadframe 502 such that full separation between the first portion 552 and the second portion 554 is achieved.
  • the space 550 is similar to the space 450 described with respect to FIG. 6.
  • the first plurality of openings 518 and the plurality of bumps 506 may be customized in size, shape, position, etc. based on PCB and the semiconductor die configurations. A variety of bumps 506 with varying widths and shapes are shown.
  • the plurality of interconnect bumps 506 are illustrated as having a flat top surface. It should, however, be appreciated that in some examples, the plurality of interconnect bumps 506 are tapered or otherwise shaped similar to the plurality of interconnect bumps 106 and 206 disclosed above with regards to FIGS. 1-2B or FIGS. 4A-4D, respectively.
  • FIG. 8 a schematic, top view of a portion of an illustrative semiconductor package 600 is presented.
  • the semiconductor package 600 is similar to at least the semiconductor package 400 illustrated in FIG. 6, except that the semiconductor package 600 includes islands 656 in a leadframe 602.
  • the term "island" is used because the island 656 is isolated from other leads 616 of the leadframe 602 and from the ends and is supported fully by the pre-mold compound 622 as described below.
  • the semiconductor package 600 includes the leadframe 602 segmented into a plurality of leadframe leads 616 via at least a first plurality of openings 618 formed in the leadframe 602 and a second plurality of openings from the second side (analogous to 220).
  • One or more of a plurality of interconnect bumps 606 extend from landing sites on each of the plurality of leadframe leads 616 towards a die (see 104, FIG. 1).
  • the plurality of interconnect bumps 606 are illustrated as having a simple, elliptical shape with a flat top surface; however, it should be appreciated that in some examples, the plurality of interconnect bumps 606 are tapered or otherwise shaped similar to the plurality of interconnect bumps 106 and 206 disclosed above with regards to FIGS. 1-2B or FIGS. 4A-4D, respectively.
  • the first plurality of openings 618 extends into the leadframe 602 from a first side 628 of the leadframe 602.
  • the second plurality of openings are not shown but would be arranged analogously to the second plurality of openings 220 in FIGS. 4A-4D.
  • the pre-mold compound 622 is positioned in the second plurality of openings and the portion of the pre-mold compound 622 directly under the first plurality of openings 618 is visible in the figure.
  • the first plurality of openings 618 are arranged according to a cutting pattern 646.
  • the cutting pattern 646 and, thus, the first plurality of openings 618 are nonlinear overall along at least one of a first direction, e.g., the y-axis.
  • the first plurality of openings 618 is shown forming a zig-zag pattern that forms enlarged landing sites for the interconnect bumps 606.
  • the first plurality of openings 618 and the cutting pattern 646 include a number of spaces or gaps 650.
  • the spaces 650 separate one of the plurality of leadframe leads 617 into a first portion 652, a second portion 654 and one or more of the islands 656, such that the islands 656 are between the first portion 652 and the second portion 654.
  • the islands 656 are isolated from the plurality of leadframe leads 616, including the first portion 652 and the second portion 654 of the leadframe line 617.
  • the islands 656 are supported by the pre-mold compound 622.
  • the pre-mold compound 622 facilitates the creation of the islands 656 because the islands 656 are isolated from other metal portions of the leadframe 602, e.g., the plurality of leadframe leads 616.
  • one or more of the plurality of interconnect bumps 606 are positioned on the islands 656.
  • other components for example a capacitor, are connected to the islands 656.
  • the islands 656 are inaccessible or unobservable after final assembly of the semiconductor package 600, which may cause components connected to the islands 656 to be hidden. Any of a number of components may be positioned on the islands 656, e.g., capacitors, inductors, or current sensors. In some aspects, by not exposing all these connections, a good amount of complexity is hidden (or protected) from the user, and by not exposing them, space on the PCB is not wasted.
  • the spaces 650 extend the entire vertical length (e.g., the z-axis extending into the page) of the leadframe 602 such that full separation between the first portion 652 and the second portion 654 is achieved.
  • the spaces 650 and associated adjacent first plurality of openings 618 fully separate the first portion 652, the second portion 654, and the islands 656 in both the x-y plane and the z-direction.
  • FIGS. 9A-9B a portion of an illustrative semiconductor package 700 is presented.
  • FIG. 9A is a schematic, top view of the semiconductor package 700
  • FIG. 9B is a schematic, front view in elevation of the semiconductor package 700.
  • the over mold compound has been left over for illustrative purposes.
  • the semiconductor package 700 includes a leadframe 702, a semiconductor die 704, and a plurality of bumps 706 that electrically connect the semiconductor die 704 to the leadframe 702.
  • the plurality of bumps 706 are shown having a uniform diameter, but, it should be appreciated that plurality of the bumps 706 are, in some examples, tapered or shaped like the plurality of bumps 106 in FIG. 1-2B or the plurality of bumps 206 in FIGS. 4A-4D, such that the plurality of bumps 706 have a larger diameter connecting to the leadframe 702 and a smaller diameter connecting to the die 704.
  • the leadframe 702 includes a plurality of leadframe leads 716 for receiving one end of the plurality of bumps 706 on a surface, e.g., landing sites.
  • the plurality of leadframe leads 716 are physically separated from each other and are separated using a first plurality of openings 718 and a second plurality of openings 720.
  • a pre-mold compound 722 is positioned in or otherwise substantially fills the second plurality of openings 720.
  • the plurality of leadframe leads 716 include a full body portion 732 and a cantilevered portion 734 extending laterally from the full body portion 732.
  • the leadframe 702 further includes a plurality of islands 756 that are supported by the pre-mold compound 722.
  • the plurality of islands 756 are separated from adjacent leadframe leads 716 or each other via the first plurality of openings 718.
  • One difference between the plurality of islands 756 and the plurality of leadframe leads 716 is that the plurality of islands 756 are fully supported by the pre-mold compound 722 because the plurality of islands 756 do not include a full body portion like the plurality of leadframe leads 716 to provide at least some support.
  • the plurality of islands 756 include components positioned thereon, such as a capacitor 760.
  • the capacitor 760 extends between or forms a bridge across adjacent islands 756.
  • other components that are positioned on the plurality of island 756, such as, capacitors, inductors, or current sensors.
  • the plurality of islands 756 is hidden after assembly of the semiconductor package 700.
  • the components positioned on the plurality of island 756, such as the capacitor 760 are also hidden after assembly of the semiconductor package 700.
  • the pre-mold compound facilitates multi-chip modules (MCM).
  • MCM multi-chip modules
  • MCM multi-chip modules
  • multiple dies (same or different kinds) are placed on the same leadframe next to each other. In such a case, some of the internal connections between the two dies do not need to be exposed and can be on islands, while some are provided for the PCB connections.
  • cavities are created to accommodate additional components, e.g., capacitors, inductors, current sensors, temperature sensors, or other components.
  • the leadframe 702 is formed using techniques described above with reference to FIGS. 3A-3E. Because the leadframe 702, in some examples, includes the plurality of islands 756, the cutting of the first plurality of openings 718, at least with regards to the first plurality of openings 718 used to form the plurality of islands 756, occurs after the formation of the second plurality of openings 720 and subsequent to filling of the second plurality of openings 720 with the pre-mold compound 722.
  • the plurality of islands 756 do not have a full body portion like the plurality of leadframe leads 716 to provide support and, thus, need the pre-mold compound 722 to be in place to support the plurality of islands 756 before the plurality of islands 756 may be formed.
  • the semiconductor package 800 includes a leadframe 802 and a plurality of interconnect bumps 806 extending therefrom.
  • the semiconductor package 800 illustrates how, in some examples, creating a nonlinear first plurality of openings 818 by using a nonlinear, cutting pattern 846 increases a bump landing site area 836 on a first side 828 of the leadframe 802.
  • the lateral cross-sectional surface area Al (outer ring) of the plurality of interconnect bumps 806 may be increased in this situation. Without the curvilinear portions, the cross-sectional would be limited to A2.
  • the surface area A2 is superimposed over the surface area Al of the plurality of bump 806 to show the variation in surface area size had the first plurality of openings 818 been linear such as shown in FIGS. 2A-2B.
  • Al versus A2 shows the benefit of a non-linear cut.
  • the surface area Al of the plurality of bump 806 may be increased from the surface area Al to the surface area A2 without increases the overall size of the leadframe.
  • the surface area A2 is twice that of the surface area Al .
  • the second plurality of openings are not shown but would be arranged similarly to the second plurality of openings 220 in FIGS. 4A-4D.
  • a pre-mold compound 822 is positioned in the second plurality of openings, and the portion of the pre-mold compound 822 directly under the first plurality of openings 818 is visible in the figure.
  • the landing site area 836 on the leadframe 802 such that the surface area, for example the surface area Al, connected to the landing site 836 can be increased, current and power densities transferred between the plurality of interconnect bumps 806 and the leadframe 802 are decreased, which improves the life and performance of the semiconductor package 800.
  • the pre-mold compound 822 may further facilitate a larger landing site area 836 on the first side 828 of the leadframe 802 by providing structural support to the leadframe 802 in a similar manner as described above with reference to FIGS. 1-2B and thus allowing narrower cuts on the first side.
  • FIGURE 1 a schematic, top view of a portion of an illustrative semiconductor package 900 is presented.
  • the semiconductor package 900 is similar to the semiconductor package 300 illustrated in FIG. 5 and the semiconductor package 400 illustrated in FIG. 6.
  • the semiconductor package 900 includes a leadframe 902 segmented into a plurality of leadframe leads 916 via at least the first plurality of openings 918 and underlying second plurality of openings (analogous to openings 220).
  • the second plurality of openings is not shown but would be arranged analogously to the second plurality of openings 220 in FIGS. 4A-4D. It should be appreciated that the first plurality of openings 918 would connect to or intersect or be in fluid communication with the second plurality of openings as described in examples described above to form the plurality of leads 916.
  • the first plurality of openings 918 and the cutting pattern 946 and the plurality of bumps 906 may be customized in size, shape, position, etc. based on PCB and semiconductor die configurations.
  • a pre-mold compound 922 is applied in the plurality of second openings to provide support to the plurality of leads 916 and to form islands (see 656, FIG. 8) as desired.
  • a plurality of power bumps 907 and a plurality of signal bumps 909 are coupled to the first side 928 and extend between the first side 928 (with solder also on that end; see 112 in FIG. 1) to sites on a die (not explicitly shown but analogous to 104 in FIG. 1). While bumps 907, 909 may vary in size amongst the groups, for explanation of how the density of bumps may be increased, assume that that each of the plurality of power bumps 907 has a width W3, which in this case is a diameter since the bumps 907 have circular cross sections at the first end. Any shape might be used as described above and, in this regard, a square cross section is shown on the two on the left (for orientation shown). In other examples, other sized bumps are used in a variety of widths depending on the functionality of the bumps.
  • the plurality of signal bumps 909 may be assumed to have a width W4, which in this example is a diameter. Because they are not carrying power, the signal bumps 909 are smaller in lateral width (e.g., diameter) than the power bumps 907, i.e., W3 > W4.
  • the first openings 918 are non-linear, e.g., curved, curvilinear, patterned, sinusoidal, or otherwise shaped, the pattern allows an intermeshing of the power bumps 907 and signal bumps 909; this means if one were to view along the surface of the first side 928 along a lead such as the middle lead 916, the power bumps 907 and signal bumps 909 would appear to overlap (see by analogy the apparent overlap 245 in FIG. 4B).
  • At least one of the plurality of power bumps 907 is on a first lead 917 of the plurality of leads 916, which is adjacent to a second lead 919 of the plurality of leads 916.
  • a least one of the plurality of signal bumps 909 is on the second lead 919.
  • a center 921 of the at least one of the plurality of power bumps 907 on the first lead 917 is separated orthogonally from a center 923 of the at least one of the plurality of signal bumps 909 by a distance D.
  • the distance orthogonally separating the bumps means the distance between a longitudinal axis 927 (generally along the lead) of the power bump 907 and the longitudinal axis 929 of the signal bump 909.
  • Half of the width of the power bump 907 and half of the width of the signal bump 909 combined are greater than the distance, D, separating the centers, i.e., ((1 ⁇ 2 * W3) + (1 ⁇ 2 * W4)) > D. Yet, they fit because the first opening 918 is patterned to go around the power bump 907 and then move inward (toward center as shown) at 925 to go around the signal bump 909 before going outward around the next power bump.
  • FIG. 12 another example that includes a method for fabricating a semiconductor package including a pre-mold compound is presented.
  • the method includes forming a leadframe of the types presented above and then completing the package.
  • a leadframe e.g., 102, FIG. 1-3; 202, FIG. 4; 302, FIG. 5; 402, FIG. 6; 502, FIG. 7; 602, FIG. 8; 702, FIG. 9; 802, FIG. 10; 902, FIG. 11
  • a leadframe e.g., 102, FIG. 1-3; 202, FIG. 4; 302, FIG. 5; 402, FIG. 6; 502, FIG. 7; 602, FIG. 8; 702, FIG. 9; 802, FIG. 10; 902, FIG. 11
  • the leadframe has a pre-mold compound (122, 222, 322, 422, 522, 622, 722, 822, 922) in a second plurality of openings for at least partially supporting leads of the leadframe.
  • the leadframe in some examples, has overlapping bump landing sites; that is the bump landing sites or bumps when applied appear to overlap (see 245 in FIG. 4B) when viewed from an end (end view).
  • a plurality of bumps are coupled between a semiconductor die (104, FIG. 1) and the bump landing sites (e.g., 136, FIG. 1) on a plurality of leads (e.g., 116, FIG. 1) on the leadframe. It will be understood that this includes solder 112 (FIG. 1).
  • the method also includes applying a molding compound (e.g., 114, FIG. 1) to cover at least a portion of the leadframe and bumps at step 1004.
  • a desire to interconnect a semiconductor die to a leadframe while increasing the connection interface on the leadframe and reducing the interconnection area on the die is accomplished.
  • the interconnection is done with a plurality of bumps that have a wide lateral base on the side that interconnects on the leadframe and has a smaller lateral end base at the point of interconnection on the die. While they could take any number of different cross- sections (lateral cross section) - circular, oval, square, triangle, polygon, and the like - the overall longitudinal profile is tapered to go from the larger base to a narrower base.
  • the bump landing sites are made larger by allowing them to overlap as it appears from looking at it on an end (end view; 245 in FIG. 4B). If one looks at it from a point of reference that is along a top surface— eye adjacent to the surface— of the leadframe, the bumps will appear to intermesh or overlap (see 245 in FIG. 4B). When viewed, however, from the top, one sees that the top openings, which separate the leadframe into different leads, form a pattern that weaves in and out on an x-y plane of the leadframe so that the bases of each bump are in fact separated from one another but appear to overlap from the edge (end view).
  • a bottom opening or channel or space is formed that is somewhere about 50% to 90% of the otherwise thickness of the leadframe thickness, and then, on top of that - from the top surface - a precise cut is made with a pattern. That precise cut is done with precise equipment such as a laser or water jet or precise mechanical cut. The precise cut can be done with a programmed pattern as one skilled in the art would understand.
  • This precision cut from the top allows the pattern to accommodate the larger bases of the plurality of bumps. In one example, the pattern initially goes straight (parallel to the leads) for a distance and then the nonlinear pattern begins. Because the precision cut is made on the top surface over a wider opening that was formed on the bottom surface, the leads are formed and are isolated.
  • even narrower cuts for the first openings or islands on leads may be formed by putting a support compound or pre-mold compound into the second openings.
  • the pre-mold compound supports at least partially the plurality of leads. In that way, the thickness of the leads need not carry all the structural strength and so the width can be smaller and the second openings can also be deeper.
  • bumps which are also known as posts or pillars, are a type interconnect between a die and leadframe.
  • Example bumps are presented above as 106, 206, 506, 606, 907, and 909.
  • bump landing sites or “landing sites” on the leads are portions on the surface of a lead sized to receive an end or base of a corresponding bump to form a connection on a surface of a lead. Examples of bump landing sites 136 are shown on at least some of the leads, e.g., landing sites 136.
  • bump landing sites are on bump landing sites on the leadframe.
  • the bump landing site is a location on a lead that is intended to receive a bump to form an interconnection.
  • “Chemical etch” is a way of using etching chemicals to remove all or a portion of metal in a selected, unprotected location.
  • “Curvilinear” means formed at least in part with curved boundaries or lines. An example of curvilinear is the curving patterns shown in FIG. 9.
  • Cutting pattern means a pattern for a cutting device to trace out a cut; in one instance, the cutting pattern is saved in memory.
  • First plurality of openings herein refers to openings made by the precision cut device from a first surface of a metal strip and at least partially over a second plurality of openings to form a combined opening through the metal strip.
  • Fluid communication between two portions means that an opening between them allows fluid (e.g., air) to flow between them. If a space on the bottom (for the orientation shown) intersects a space on the top so that the two are in fluid communication, it means the two spaces form one space that includes both the top and bottom spaces.
  • “Leadframe” is a metal frame that provides external electrical connection to the packaged chip or semiconductor device. Examples from above include 101, 202, 302, 402, 502, 602, and 902.
  • Leads of the leadframe are the lengthwise members on which, at least in some examples, bumps are attached. Examples from above include 116, 216, 316, 416, 516, 517, and 916.
  • Metal strip means an alloy, e.g., copper alloy, or metal from which a leadframe is formed. An example from above is metal strip 138.
  • molding compounds are epoxy resins as part of semiconductor package.
  • the resins are at times filled with some sort of silica filler to reduce the coefficient of thermal expansion to better match that of the lead frame along with small amounts of other additives.
  • An example from above is molding compound 114.
  • “Nonlinear from a top view” or plan view with respect of openings in the metal strip of the leadframe means that as one views the metal strip from above the surface (e.g., like in FIG. 4C) one sees that the openings are substantially curvilinear or containing overall non-linear segments; all the openings from the top view in FIG. 4C are examples.
  • Non-linear portions refers to portions that are other than linear, e.g., curvilinear.
  • Photoresist pattern is a pattern or image that is used to activate portions of a photoresist layer.
  • semiconductor die is the semiconductor chip with a function circuit or device. An example from above is the die 104 in FIG. 1.
  • semiconductor package is the semiconductor die after interconnecting with leadframe and being at least partially covered with a molding compound. An example from above is semiconductor package 100.
  • Opening means a void or location where material has been removed or not formed.
  • each of the plurality of first bumps including a lateral cross-sectional area larger than a lateral cross-sectional area of each of the second plurality of bumps on a given cross-sectional plane of the semiconductor package an example is clear from FIG. 4B.
  • An example of a given cross-sectional plane 207 of the semiconductor package is shown in broken lines as it intersects a first bumps 209 of the plurality of first bumps and one of the second bumps 211 of the plurality of second bumps. It is apparent that the cross sectional area of the first bump 209 for a lateral cut along plane 207 would be larger than the cross sectional area for a lateral cut along plane 207 of the second bump 211.
  • the cross-sectional area refers to the area of the resultant shape when you make a cut in cross section - e.g. a lateral cut on a longitudinal object; thus, a lateral cross sectional area of a cylinder would be a circle.
  • the larger first bump 209 is a power bump and the smaller second bump 211 is a signal bump.
  • At least one of the first plurality of bumps overlap means that when one looks along a lead from an end— like the view of FIG. 4B— one will see bumps that appear to overlap (245 in FIG. 4B). If one lighted the bumps from that angle (along a lead and along a surface of the metal strip) to make a projected silhouette, at least two adjacent bumps (209, 211) would appear in the silhouette as partially merged.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)

Abstract

In one example, a semiconductor package (100) includes a metal leadframe (102) having a first plurality of openings (118) extending partially into the leadframe (102) from a first side and a second plurality of openings extending partially into the leadframe (102) from a second side together forming a plurality of leads (116). A pre-mold compound (122) is positioned in the second plurality of openings (120) that at least partially supports the plurality of leads (116). The semiconductor package (100) has a plurality of bumps (106) extending from the landing sites to a semiconductor die (104) and a molding compounding (114) at least partially covering the plurality of bumps (106) and the metal leadframe (102).

Description

PRE-MOLDED LEADFRAMES IN SEMICONDUCTOR DEVICES
[0001] This relates generally to semiconductor devices, and more particularly to pre-molded leadframes in semiconductor packages.
BACKGROUND
[0002] In some types of semiconductor packages, a semiconductor die is directly mounted to a leadframe via a plurality of interconnect bumps or posts. The plurality of interconnect bumps electrically connects the semiconductor die to the leadframe. Each interconnect bump's contact surface area at the semiconductor die is often the same size as the interconnect bump's contact surface area at the leadframe.
SUMMARY
[0003] In one example, a method for forming a semiconductor package includes forming a leadframe for the semiconductor package that involves providing a metal strip having a first side and a second side, wherein the second side opposes the first side, and cutting the first side of the metal strip to a depth Dl according to a cutting pattern to form a plurality of first channels. The depth Dl is less than the height H of the metal strip. Forming the leadframe further includes etching the second side of the metal strip to a depth D2 according to a photoresist pattern to form a second plurality of channels. The depth D2 is shallower than a height HI of the metal strip. The height H being between the first side and the second side of the metal strip. Forming the leadframe also includes inserting an insulating material into the second plurality of channels. The first plurality of channels extends up to or at least partially into the insulating material in the second plurality of channels to form a plurality of leads on the leadframe. At least some of the first plurality of channels are in fluid communication with at least some of the second plurality of channels.
[0004] The method for forming a semiconductor package further includes coupling a plurality of bumps between a semiconductor die and a plurality of bump landing sites on the plurality of leads of the leadframe, wherein at least some of the plurality of bumps appear to overlap when viewed from an end along at last one of the plurality of leads; and covering at least a portion of the semiconductor die and at least a portion of the leadframe with a molding compound to form the semiconductor package.
[0005] In one example, a method for forming a semiconductor package includes forming a leadframe for the semiconductor package that involves providing a metal strip having a first side and a second side (wherein the second side is opposed to the first side and wherein the metal strip has a height H between the first side and the second side) and cutting the first side of the metal strip to a depth Dl according to a cutting pattern to form a first plurality of openings. Dl is less than the height H. Forming the leadframe further includes applying a photoresist on the second side of the metal strip, applying a chemical etch to the second side of the metal strip according to a photoresist pattern to form a second plurality of openings. A depth D2 of the second plurality of openings is less than the height H of the metal strip. Forming a leadframe further includes removing the photoresist from the second side of the metal strip and applying an insulating material or pre-mold compound into the second plurality of openings. The first plurality of openings extends into the second plurality of openings to form a plurality of leads on the lead frame.
[0006] The method for forming a semiconductor package further includes coupling a plurality of bumps between a semiconductor die and a plurality of bump landing sites on the plurality of leads of the leadframe. At least some of the plurality of bumps appear to overlap when viewed from an end along at last one of the plurality of leads, and wherein the plurality of leads are at least partially supported by the insulating material. The method also includes covering at least a portion of the semiconductor die and at least a portion of the leadframe with a molding compound to form the semiconductor package.
[0007] In one example, a semiconductor package includes a metal leadframe having a first side and a second side. The second side is opposed to the first side. The metal leadframe includes a first plurality of openings extending partially into the leadframe from the first side, the first plurality of openings having a lateral width Wl; a second plurality of openings extending partially into the leadframe from the second side, the second plurality of openings having a lateral width W2 that is greater than the width Wl, wherein the first plurality of openings intersect the second plurality of openings to form a plurality of leads; and an insulating material or pre-mold compound positioned in the second plurality of openings, wherein the insulating material at least partially supports the plurality of leads. Landing sites are on the first side of the leadframe between the first plurality of openings. The semiconductor package further includes a plurality of bumps extending from the landing sites to a semiconductor die and a molding compounding at least partially covering the plurality of bumps and the metal leadframe. Other examples are provided below.
BRIEF DESCRIPTION OF THE DRAWINGS
[0008] FIG. 1 is a schematic, partial-cut, perspective view of an illustrative semiconductor package.
[0009] FIG. 2A is a schematic, front view in elevation of a portion of the semiconductor package of FIG. 1.
[0010] FIG. 2B is a schematic, top view of the semiconductor package of FIG. 2A.
[0011] FIGS. 3A-3F are schematic, cross-sectional, elevation views of an illustrative leadframe showing process steps for forming an illustrative leadframe.
[0012] FIG. 4A is a schematic, perspective view of a portion of an illustrative semiconductor package.
[0013] FIG. 4B is a schematic, front view in elevation of the semiconductor package of FIG. 4A.
[0014] FIG. 4C is a schematic, top view of the semiconductor package of FIG. 4A.
[0015] FIG. 4D is a schematic, top view of the semiconductor package of FIG. 4A with the second plurality of openings shown via hidden lines.
[0016] FIG. 5 is a schematic, top view of a portion of an illustrative semiconductor package.
[0017] FIG. 6 is a schematic, top view of a portion of an illustrative semiconductor package.
[0018] FIG. 7 is a schematic, top view of a portion of an illustrative semiconductor package.
[0019] FIG. 8 is a schematic, top view of a portion of an illustrative semiconductor package.
[0020] FIG. 9A is a schematic, top view of a portion of an illustrative semiconductor package.
[0021] FIG. 9B is a schematic, front view in elevation of the semiconductor package of FIG. 9A.
[0022] FIG. 10 is a schematic, top view of a portion of an illustrative semiconductor package.
[0023] FIG. 11 is a schematic, top view of a portion of an illustrative semiconductor package.
[0024] FIG. 12 is an illustrative method of forming a semiconductor package.
DETAILED DESCRIPTION OF EXAMPLE EMB ODEVIENT S
[0025] Some semiconductor packages are configured such that a semiconductor die is directly mounted to a leadframe via a plurality of interconnect bumps, pillars, or posts. This type of packaging may provide improved electrical and thermal performance over other types of leaded packages that use wire bonding. Moreover, by eliminating the wire bonds that connect the semiconductor die to the leadframe, the package parasitic can be reduced.
[0026] However, semiconductor dies generally have a smaller available surface area for connecting to the interconnect bumps as compared to leadframes. And with the increased proliferation and functionality of electronics, it is desirable to further reduce the size of the semiconductor die. Consequently, as semiconductor dies shrink, the amount of surface area available for interconnect bump connections also shrinks. The surface area available on the semiconductor die for interconnect bump connections is one of the factors that helps determine the diameter size of the interconnect bump and the number of interconnect bumps that can be used to connect the semiconductor die to the leadframe.
[0027] The interconnect bumps have had a uniform, cylindrical shape; e.g., the diameter of the interconnect bump is uniform between the interconnect bump's die side and leadframe side. Thus, the interconnect bump's contact surface area at its die-connection side is the same as its contact surface area at its leadframe-connection side. Reducing the diameter of the interconnect bumps, reduces the interconnect bump's contact surface area not only on the semiconductor die but also the leadframe.
[0028] A reduction in the interconnect bump's contact surface area on the leadframe tends to causes the power and current density to increase at the junction between the interconnect bump and the leadframe. Increasing the power and current densities may result in higher temperatures and premature failures due to electromigration at the junction between the interconnect bump and the leadframe. Solder materials used to attach the interconnect bumps to the leadframe may contribute to electromigration issues due to the properties of the solder material used in attaching the interconnect bumps to the leadframe.
[0029] Reduction of the interconnect bumps contact surface area on the leadframe, however, is not the only possible issue. With increases in power and current transfers between the semiconductor die and the leadframe, a more substantial leadframe— thicker— may be needed to handle the increase in power and current transfer. In other words, the leadframe may need to be thicker between the die-connecting side and the printed circuit board (PCB)-connecting side. Due to manufacturing limitations, a thicker leadframe tends to lead to larger spaces (lateral width) between adjacent leadframe leads. Larger spaces or openings between the leadframe leads reduces the available surface area on the leadframe for interconnect bump contact, which also contributes to an increase in power and current densities at the junction between the interconnect bump and the leadframe. Reducing the spacing between the leadframe leads or developing patterned leads may increase the available surface area on the leadframe for bump connection. In one example, a pre-mold compound positioned in at least a portion of the spacing between the leadframe leads provides structural support to the leadframe, allowing for further customization of the leadframe design, including islands, as described in more detail herein, and closer leads.
[0030] Referring initially to FIG. 1, a schematic, partial-cut, perspective view of a semiconductor package 100, according to some aspects, is presented. The semiconductor package 100 includes a leadframe 102, a semiconductor die 104 and a plurality of bumps 106 that electrically connect sites on the semiconductor die 104 to the leadframe 102. The plurality of bumps 106 includes a first end 108 connected to sites on the semiconductor die 104 and an opposing, second end 110 connected to landing sites 136 on the leadframe 102. In one example, the first end 108 is coupled to a plurality of copper over anything (COA) elements 109. The leadframe 102 includes a plurality of leadframe leads 116 for receiving the second end 110 of the plurality of bumps 106 on areas that may be referred to as landing sites 136 of which 117 is one particular example.
[0031] The plurality of leadframes leads 116 or lead strips are physically separated from each other and are separated using a first plurality of openings 118 and a second plurality of openings 120. The first plurality of openings 118 is sized to enlarge the available area on the leadframe leads 116 for receiving the plurality of bumps 106. A pre-mold compound 122 is positioned in the second plurality of openings 120 to provide structural support to the plurality of leads 116 of the leadframe 102. The pre-mold compound 122 substantially fills or partially fills the second plurality of openings 120. The available area on the leadframe leads 116 may be referred to as landing areas or strips or landing sites 136; each landing site is an area on the leadframe lead for receiving the base or end of a bump. Aspects of the leadframe 104 are described in more detail below.
[0032] The semiconductor package 100 includes a solder material 112 positioned between the plurality of bumps 106 and the leadframe 102. The solder material 112 is used to attach the second end 110 of the plurality of bumps 106 to the landing site 136 on the leadframe 102. In some examples, the solder material 112 is formed of a tin-silver (SnAg) alloy. In other examples, other types of solders are used, such as SnPb, Sn, SnAgCu, or other alloys of Sn or Bi, to name some.
[0033] A solder-bump interface 126 is formed between the second end 110 of the plurality of bumps 106, which may be power or signal bumps or other connective bumps, and the solder material 116. The solder-bump interface 126 may be subject to electromigration problems, including void propagation. Increased current densities can contribute to breakdown of the solder-bump interface 126, which can create reliability issues and prevent the placing of some types of active circuits in the semiconductor die 104 adjacent to the plurality of bumps 106. In some aspects, by increasing the available surface area on the leadframe 102 for receiving the plurality of bumps 106 on landing sites 136, the current densities flowing through the solder- bump interface 126 are decreased, thereby increasing the life of the solder-bump interface 126 and the semiconductor die 104.
[0034] Still referring primarily to FIG. 1, in some aspects, the semiconductor package 100 further includes a molding compound 114 to protect the components in the semiconductor package 100. The molding compound 114 provide structural support to the semiconductor package 100 and covers at least a portion of the leadframe 102, the semiconductor die 104, the plurality of bumps 106 or any combination thereof. In some aspects, the molding compound 114 further fills in the gaps between components of the semiconductor package 100, such as, for example, between the plurality of bumps 106 or in the first plurality of openings 118 of the leadframe 102. In some examples, the molding compound 114 is an epoxy, polymer or other insulating material. The molding compound 114 is generally added after the semiconductor die 104 and leadframe 102 have been assembled together.
[0035] The pre-mold compound 122, as described above, is positioned in or otherwise fills the second plurality of openings 120. In some examples, the pre-mold compound 122 is an epoxy, polymer, ceramic or other insulating material. In contrast to the molding compound 1 14, the pre- mold compound 122 is added during formation of the leadframe 102 and before the semiconductor die 104 and the leadframe 102 having been assembled together (FIGS. 3A-3F below, discuss formation of the leadframe 102 in more detail). Molding compound 114, however, is added after the semiconductor die 104 and the leadframe 102 have been assembled together. Also, the pre-mold compound 122 is directed primarily to providing structural support to the leadframe 102, whereas the molding compound 114 is directed to providing structural support to the semiconductor package 100 in general.
[0036] The pre-mold compound 122 improves the rigidity of the leadframe 102, by providing structural support, and improves the flatness of the leadframe 102. The pre-mold compound 122 assists with local rigidity. When certain portions of the leadframe features (or lead fingers or leads) become too long and cantilever, then they tend to locally bend. In some examples, having a pre-mold compound 122 holds the whole structure and its components together. The pre-mold compound 122 also addresses rigidity against the whole leadframe bending. As the leadframe gets bigger and thinner metal (to get better design rules), the one or both ends of the leadframe may bend and, in some aspects, the pre-mold compound 122 helps address the issue. The pre- mold compound 122 also helps address warpage. Warpage can happen along the vertical axis, horizontal lateral x-axis, horizontal y-axis, or a combination of these to create bowl shape of warpage; thus, in some examples, the pre-mold compound 122 addresses the warpage as well. In some examples, by having improved flatness/rigidity, the leadframes can be handled/passed through the grooves and slots of manufacturing machines, can be reliably inserted and taken from the carriers without damaging, and when the die is connected, ensures all the pins are in contacts and attached completely.
[0037] Referring primarily to FIGS. 2A-2B, with continued reference to FIG. 1, a portion of the semiconductor package 100 is presented. FIG. 2A represents a schematic front view in elevation, and FIG. 2B represents a schematic, top view of the plurality of bumps 106 on the leadframe 102. The leadframe 102 includes a first side 128 and an opposing, second side 130, with the plurality of bumps 106 connected to the first side 128. The leadframe 102 has a depth or height, H3, extending between the first side 128 and the second side 130. In some examples, H3 depends on the intended package outline. In one example, discrete semiconductor packages that have a single silicon die performing one function tend to have a lead frame thicknesses on the order of 0.38 - 0.64 mm and packages with multi -function integrated circuits are in the range of 0.127 mm - 0.26 mm, but those skilled in the art will appreciate the various thicknesses may be used with different applications and these are only some examples.
[0038] In FIG. 2A, the plurality of bumps 106 are illustrated as having a tapered shape, as described in more detail below. However, for simplicity, in FIG. 2B, the plurality of bumps 106 are schematically shown without illustrating the tapered details shown in FIG. 2A. It should be noted that straight bumps coupled also be used. [0039] The leadframe 102 includes the first plurality of openings 118 that extends partially into the leadframe 102 from the first side 128 to a depth or height, HI, and includes the second plurality of openings 120 that extend partially into the leadframe 102 from the second side 130 to a depth or height, H2. The pre-mold compound 122 fills or substantially fills the second plurality of openings 122 to at least provide at least some structural support to the leadframe 102 or isolation of an island as explained elsewhere herein. Both the first plurality of openings 118 and the second plurality of openings 120 extend into the leadframe 102 in a vertical (for orientation shown) direction, e.g., parallel to the z-axis 121. In some examples, the first plurality of openings 118 and the second plurality of openings 120 are aligned along a vertical axis, e.g., the z-axis 121. The second plurality of openings 120 is wider than the first plurality of openings 118.
[0040] In some examples, the first plurality of openings 118 and the second plurality of openings 120 are aligned to intersect and fully separate portions of the leadframe 102 into, for example, the plurality of leadframe leads 116. In some examples, separation of the leadframe 102 occurs along the z-axis 121, the y-axis 123, the x-axis 125 or a combination thereof; space is formed between portions of the leadframe 102.
[0041] There may be instances, however, where full separation of the leadframe 102 is not desired, such that some of the first plurality of openings 118 or some of the second plurality of openings 120 are not fully aligned. Likewise, there may be some instances where one of the second plurality of openings 120 is needed in a position that is not fully aligned with one of the first plurality of openings 118 or vice versa. In some examples, the first plurality of openings 118 and the second plurality of openings 120 are linearly arranged. In other examples, the first plurality of openings 118 are nonlinear or otherwise have a curvature or non-linear pattern, see, e.g., FIG. 4. The first plurality of openings 118 is formed according to a cutting pattern 146 (see, e.g., FIG. 3F). The openings 118, 120 allow for different patterns as explained further below.
[0042] The first plurality of openings 118 has a lateral width Wl (width of the cut) and, in some examples, is formed using a laser, jet, or other techniques as described further below. In some examples, the width Wl of the first plurality of openings 118 is less than approximately 75 micrometers. In some examples, the width Wl of the first plurality of openings 118 is approximately 50 micrometers and in another example 25 micrometers or less. In contrast, it should be appreciated that other techniques, e.g., using etching only, can create a width of no less than 125 micrometers. As described above, the first plurality of openings 118 extend partially into the leadframe 102 from the first side 128. Thus, the width Wl of the first plurality of openings 118 impacts the surface area on the first side 128 of the leadframe 102 available for connection with the plurality of bumps 106. By making small widths, Wl, a technical advantage of having more surface area for bumps is realized. Moreover, with the support of the insulating materials, or pre-mold compound, the widths, Wl, can be smaller than otherwise possible. In some examples, the width Wl of each of the first plurality of openings 118 differs in size. In one example, one of the first plurality of openings 118 has a width of approximately 25 micrometers and another of the first plurality of openings 118 has a width of approximately 35 micrometers.
[0043] The second plurality of openings 120 has a lateral width W2 that is greater than Wl . In some examples, the width W2 of the second plurality of openings 120 is greater than approximately 125 micrometers. In some examples, the width W2 of the second plurality of openings 120 is 200 micrometers or greater. In some aspects, the pre-mold compound 122 allows the width W2 of the second plurality of openings 120 to be greater than would otherwise be possible without the additional structural support provided by the pre-mold compound 122. In some examples, the width W2 of the second plurality of openings 120 is in the range of approximately 50 micrometers to 5mm. The width W2 of each of the second plurality of openings 120 may also differ in size. In some aspects, the width W2 of each of the second plurality of openings 120 depends on printed circuit board (PCB) specifications. In an example, one of the second plurality of openings 120 has a width of approximately 125 micrometers and another of the second plurality of openings 120 has a width of approximately 200 micrometers. In this example, the width W2 of the second plurality of openings 120 is greater than the width Wl of the first plurality of openings 118. In some aspects, making W2 large while keeping Wl small is one of the issues that the pre-molding addresses. That combination is difficult to achieve otherwise; by having large W2, pins on the PCB can be separated out far to accommodate lower cost manufacturing, high voltages, or routing flexibility.
[0044] The first plurality of openings 118 has a height HI (or depth Dl), and the second plurality of openings 120 has a height H2 (depth D2). Usually, the height HI of the first plurality of openings 1 18 and the height H2 of the second plurality of openings 120 will together equal the height H3 (depth D3, which is total thickness) of the leadframe 102. In some examples, the height H2 of the second plurality of openings 120 is approximately 50 to 90 percent of the height H3 of the leadframe 102. In one example, the height H3 of the leadframe 102 is approximately 200 micrometers, the height HI of the first plurality of openings 118 is approximately 50 micrometers and the height H2 of the second plurality of openings 120 is approximately 150 micrometers. In some examples, the height HI of the first plurality of openings 118 is approximately 75 micrometers or less. The pre-mold compound 122 provides support over the second plurality of openings 120, and this allows the height H2 of the second plurality of openings 120 to be larger than would otherwise be possible so that the height HI of the first plurality of openings 118 may be smaller. In some aspects, having a smaller HI, allows for finer or smaller Wl . And, when one has a finer Wl, one can have a higher density of bumps and interconnects because more landing sites can be included; the pre-molding compound 122 provides the needed support for the thin overhanging cantilevered portion 134 and allows one to do a fine Wl cut using laser, jet, chemical or otherwise as referenced elsewhere herein.
[0045] Referring still primarily to FIGS. 1-2B, and with particular reference to FIG. 2 A, the leadframe 102 includes the plurality of leadframe leads 116, with the leadframe leads 116 having a full body portion 132 and a cantilevered portion 134 that extends laterally from the full body portion 132 a length LI . With respect to the z direction 121, the full body portion 132 extends between the first side 128 and the second side 130 of the leadframe 102. The cantilevered portion 134 extends laterally from the full body portion 132 on the first side 128 of the leadframe 102, which creates a larger surface area on the first side 128 of the leadframe 102 for landing sites for receiving the plurality of bumps 106. In some examples, the length LI that the cantilevered portion 134 extends from the full body portion 132 is between approximately 0 and 5mm or greater. The pre-molding compound 122 allows for a large variation in the cantilevering, length LI .
[0046] The pre-mold compound 122 supports, at least in part, the cantilevered portion 134, which allows the length LI that the cantilevered portion 134 extends from the full body portion 132 to be greater than would otherwise occur absent the pre-mold compound 122. The pre-mold compound's 122 support of the cantilevered portion 134 is one of the reasons the width W2 of the second plurality of openings 120 may be increased. The cantilevered portion 134 is approximately the same height or depth as the height HI of the first plurality of openings 118. It should be appreciated, however, that due to manufacturing techniques, sections of the cantilevered portion 134 closest to the full body portion 132 have a slightly greater height or thickness than the height HI of the first plurality of openings 118 in some examples. The thickness of the cantilevered portion 134 should be great enough to support the plurality of bumps 106 and prevent fusing of adjacent cantilevered portions during power transfer between the plurality of bumps 106 and the plurality of landing leads 116.
[0047] The plurality of leadframe leads 116 includes landing areas or strips or landing sites 136 on the first side 128 of the leadframe 102 between members of the first plurality of openings 118. In some examples, the landing sites 136 extend over the cantilevered portions 134 of the leadframe leads 116, thereby increasing the surface area for landing sites or areas. The landing areas or landing sitesl36 are the areas available for receiving and supporting the plurality of bumps 106. The landing area on strip 136 provides a location for the second end 110 of the respective bump 106 (with concomitant solder 112) to attach; that is, the landing area or landing site provides a place for the base of a corresponding bump on the lead.
[0048] Still referring primarily to FIGS. 1-2B, the plurality of interconnect bumps 106 extend between the semiconductor die 104 and the leadframe 102 parallel to a longitudinal axis 124 in the z-direction 121. The plurality of interconnect bumps 106 may also be referred to as pillars or posts. In some examples, each of the plurality of interconnect bumps 106 has a nonlinear shape along the longitudinal axis 124. In one example, the first end 108 of the plurality of interconnect bumps 106 has a width or diameter that is less than a width or a diameter of the second end 110. Likewise, the first end 108 of the plurality of interconnect bumps 106, in one example, has a lateral surface area (perpendicular to longitudinal axis) that is less than a lateral surface area of the second end 110 of the plurality of interconnect bumps 106.
[0049] In some examples, each of the plurality of interconnect bumps 106 is tapered from the second end 110 to the first end 108, such that each of the plurality of interconnect bumps 106 decreases in lateral width from the second end 110 (lead side) towards the first end 108 (die side). In some examples, the end surface area (lateral end) of the second end 110 of each of the plurality of interconnect bumps 106 is greater than the size of the end surface area (lateral end) of the first end 108 by a factor of 1 to 3 or more. In some examples, the surface area of the second end 110 is approximately 2 times the size of the surface area of the first end 108. The ratio between the surface area of the second end 110 and the surface area of the first end 108 may be modified based on the available surface area and components on the semiconductor die 104 and the available surface area, e.g., the bump landing site area 136, on the leadframe 102 for interconnect bump connections. Moreover, due to the structural support provided to the cantilevered portions 134 on the leadframe 102 by the pre-mold compound 122, over which the landing site area 136 may extend, the ratio between the surface area of the second end 110 and the surface area of the first end 108 may be further modified because the landing site area 136 may be able to structurally support a larger surface area of the second end 110 of the plurality of interconnect bumps 106.
[0050] In some examples, each of the plurality of interconnects bumps 106 has a truncated- cone or frustum shape along or parallel to the longitudinal axis 124 with a circular cross- sectional shape or other curvilinear shape or some other shape transverse (lateral) to the longitudinal axis 124. In some examples, the plurality of interconnect bumps 106 has a nonlinear shape along the longitudinal axis 124 with an oval cross-sectional shape transverse to the longitudinal axis 124— although other geometric shapes might be used such as squares, triangles, polygons, oval (see FIG. 4C), or others. The plurality of interconnect bumps 106 may take a number of nonlinear shapes along the longitudinal axis 124 but usually is such that a surface area of the second end 110 is different than the surface area of the first end 108.
[0051] In some examples, shaping the plurality of bumps 106 to allow the second end 110 of the plurality of bumps 106 to be larger (vis-a-vis lateral end surface area) than the first end 108 of the plurality of bumps 106 allows the first end 108 to be small enough to fit on landing sites on the semiconductor die 104, while allowing the second end 110 to take advantage of the larger surface area available on the plurality of leadframe leads 116. In one example, the landing areas 136 are further increased by reducing the spacing (e.g., the width Wl of the first plurality of openings 118) between the leadframe leads 116 to allow for an even larger second end 110 of the plurality of bumps 106 to connect to the leadframe leads 116. This is a technical advantage. Moreover, increasing the available surface area on the plurality of lead leads 116 may not only allow for the second end 1 10 of the plurality of bumps 106 to be larger, but the number of the plurality of bumps 106 that may connect to the leadframe 102 may be increased. All of these aspects, individually or together, help reduce current and power densities flowing between the second end 110 of the plurality of bumps 106 and the leadframe 102 and decrease thermal inefficiencies. Likewise, increasing the size of the second end 110 of the plurality of bumps 106 increases the efficiency of the current exchange, which may result in a decrease in heat output at the solder-bump interface 126.
[0052] Referring primarily to FIGS. 3A-3F, schematic, cross-sectional diagrams showing process steps for forming a leadframe, e.g., the leadframe 102 of FIG. 1, according to some examples, are presented. Referring to FIGS. 3A, the leadframe 102, which has the first side 128, the opposing second side 130 and the depth or height H3 therebetween, is formed of a metal sheet or film 138. The leadframe 102, in some aspects, maintains its height H3 during these formations steps; thus, the first side 128, the second side 130 and the height H3 therebetween also applies to the metal sheet, metal film, or metal strip 138 and will be used to denote the corresponding sides and height of the metal strip 138. In some examples, the metal strip 138 is formed of copper or a copper alloy. Other suitable metals or materials may be employed. A photoresist 140 is deposited on the second side 130 of the metal strip 138.
[0053] With reference to FIGS. 3B-3C, a mask (not explicitly shown) is placed on the photoresist 140 according to a photoresist pattern 142. The photoresist 140 is exposed to light to form a plurality of openings 144 in the photoresist 140 in accordance with the photoresist pattern 142. A chemical etch is applied to the second side 130 of the metal strip 138 to a depth D2 (FIG. 3C), according to the photoresist pattern 142. The chemical etch forms the second plurality of channels 120, or openings, which has the depth or height D2/H2 from the second side 130.
[0054] The depth D2 is shallower than the overall height H3 of the leadframe 102. In some examples, the etch is applied to the second side 130 of the metal strip 138 until 50 to 90 percent of the height H3 of the leadframe 102 (or the metal strip 138) is removed. In some examples, the etch is applied to the second side 130 of the metal strip 138 until 80 percent of the height H3 of the leadframe 102 (or the metal strip 138) is removed. The etching step should leave enough of the metal strip 138 such that the height HI (FIG. 2A) of the first plurality of openings 118 is thick enough to support the plurality of bumps 106 (shown in FIG. 1) at least with pre-mold compound 122 (FIG. 3C) in place and prevent fusion between adjacent leadframe leads 116 (FIG. 2 A) during, for example, power and current transfers between the plurality of bumps 106 and the leadframe 102.
[0055] Each of the second plurality of openings 120 has the lateral width W2 (FIG. 3C). In some examples, some of the second plurality of openings 120 have different widths than others of the plurality of openings 120. In one example, the width W2 of one of the second plurality of openings 120 is 200 micrometers or greater and the width W2 of another of the second plurality of openings 120 is approximately 150 micrometers. The width W2 of each of the second plurality of openings 120 may be based upon the printed circuit board (PCB) specifications. In some aspects, any of a number of factors may influence the width W2: PCB, operating voltage, level of precision required (noise from the pins next to it), PCB routing flexibility, or PCB manufacturing cost.
[0056] With reference primarily to FIG. 3D, the photoresist 140 is removed. In some examples, the photoresists 140 is removed later in the formation process. In some examples, the photoresist 140 (FIG. 3C) is removed before or after the pre-mold compound 122 is inserted into the plurality of second channels 120.
[0057] With reference primarily to FIG. 3E, the pre-mold compound 122 is positioned in the second plurality of openings 120 to partially or substantially fill the same. In some examples, the pre-mold compound 122 is an insulating material.
[0058] With primarily reference to FIG. 3F, the first side 128 of the metal strip 138 is cut to a depth Dl, according to the cutting pattern 146. In some aspects, the depth Dl of the cut extends past the portion of the metal strip 138 and into the pre-mold compound 122 to ensure full separation of the metal strip 138. The cut forms the first plurality of openings 118, which has the depth Dl or height HI . The depth Dl/Hl is shallower than the overall height H3 of the leadframe 102. The depth Dl is sufficient to connect the first plurality of openings 118 with the second plurality of openings 120; this provides a common space and provides isolation to form the plurality of leads 116.
[0059] That is, the first plurality of openings 118 joins with the second plurality of openings 120 in the vertical (for orientation shown) direction to separate the leadframe 102 into the plurality of leadframe leads 116. At least some of the first plurality of openings 118 are over cut such that the cut extends slightly into the pre-mold compound 122, which is in the second plurality of openings 120, such that the depth of the cut is slightly longer than the height HI of the first plurality of openings 118; e.g., the cut depth extends from the first side 128 of the metal strip 138 slightly into the pre-mold compound 122. In this aspect, the cut extends into the pre- mold compound 122 just enough to ensure the metal strip 138 is fully separated into the plurality of leadframe leads 116. In some examples, the overcut may be up to 15 micrometers or sometimes 20% of H2 in order to achieve complete separation. In some aspects, at least some of the first plurality of openings 118 is fluidly connected to at least some of the second plurality of openings 120.
[0060] In some examples, the metal strip 138 is cut such that the first plurality of openings 118 has the lateral width Wl that is less than 75 micrometers and in other examples less than 50 micrometers. In some examples, the metal strip 138 is cut such that the first plurality of openings 118 has the lateral width Wl that is approximately 25 micrometers or less. In some examples, a laser, a precision water jet, electrical discharge machining, or plasma cutter, mechanical cutter, or any of those described elsewhere, is used to cut the metal strip 138 to form the first plurality of openings 118 therein. Other suitable devices may be used that are capable of creating openings at least less than 50 micrometers wide. Although these devices may be capable of creating wider openings, in some aspects, these cutting devices are capable of creating precise, nonlinear or curved openings according to the cutting pattern 146 and desired depth, e.g., the depth Dl . In some examples, the cutting pattern 146 and the first plurality of openings 118 have a customized pattern or shape at least in one of the horizontal directions, e.g., the x-axis or y-axis (shown in FIGS. 1-2B) if not both. This provides an advantage, because the pattern may allow larger bumps on the leadframe 102.
[0061] The lateral width Wl between the first plurality of openings 118 and the height HI of the first plurality of openings 118 is sufficient to prevent fusion between adjacent cantilevered portions 134 during operations. The depth D2 that the second cut, e.g., chemical etch, is applied to the second side 130 of the metal strip 138 is controlled accordingly.
[0062] In one example, the step of cutting the metal strip 138 to form the first plurality of openings 118 is performed after the step of etching the metal strip 138 to form the second plurality of openings 120. In some examples, the cutting pattern 146 and the photoresist pattern 142 are aligned or coordinated. In some examples, the photoresist pattern 142 is removed after the cutting step. In some examples, the cutting of the first side 128 of the metal strip 138 aligns with locations where at least 50 percent of the height HI has been etched from the second side 130 of the metal strip 138. In some examples, the cut forming the first plurality of openings 118 is made after the cut forming the second plurality of openings 120 and after at least partially filling the second plurality of openings 120.
[0063] In some examples, the photoresist pattern 142 is substantially linear such that the second plurality of openings 120 is substantially linear. In some examples, the cutting pattern 146 is also substantially linear such that the first plurality of openings 118 is substantially linear (see, e.g., FIG. 2B). In other examples, the cutting pattern 146 is nonlinear, i.e., curvilinear, such that the first plurality of openings 118 is substantially (e.g., majority) nonlinear or curved. A nonlinear cutting pattern may include straight lead portions connected at angles (see, e.g., FIG. 5).
[0064] Referring primarily to FIGS. 4A-4D, a portion of a semiconductor package 200 is presented that includes a leadframe 202 with a plurality of interconnect bumps 206 extending therefrom. FIG. 4A represents a schematic, perspective view of the semiconductor package 200. FIG. 4B represents a schematic, front view in elevation of the semiconductor package 200. FIG. 4C represents a schematic, top view of the semiconductor package 200 with a die not shown. FIG. 4D represents another schematic, top view of the semiconductor package 200 without the die and with aspects of the semiconductor package 200 shown via hidden lines.
[0065] The leadframe 202 has a first side 228 and an opposing, second side 230. The plurality of interconnect bumps 206 extends from the first side 228 of the leadframe 202 toward a die (see 104 in FIG. 1). A first plurality of openings 218 extends into the leadframe 202 from the first side 228, and a second plurality of openings 220 extends into the leadframe 202 from the second side 230. A pre-mold compound 222 is positioned in and fully or partially fills the second plurality of openings 220. The first plurality of openings 218 and the second plurality of openings 220 are connected such that the leadframe 202 is fully separated along a vertical (for orientation shown) axis, e.g., the z-axis 237. In some aspects, first plurality of openings 218 and the second plurality of openings 220 are connected such that the leadframe 202 is fully separated along a vertical axis and a horizontal axis, e.g., the z-axis 237 and the y-axis 239 to form a plurality of leads 216. In some examples, the first plurality of openings 218 and the second plurality of openings 220 are referred to as being in fluid communication and form a common, connected space.
[0066] The leadframe 202 differs from the leadframe 102 of FIGS. 1-2B in that the first plurality of openings 218 are nonlinear and have a curvature, sinusoidal, custom, or other nonlinear pattern. In contrast, each of the first plurality of openings 118 illustrated in FIGS. 1-2B is straight or linear along a horizontal (for orientation shown) axis, e.g., the y-axis. The first plurality of openings 218 are still aligned with (over the top of) the second plurality of openings 220 such that the leadframe 202 is fully segmented or separated at least along the z-axis 237 to creation isolation. The leadframe 202 is separated into a plurality of leadframe leads 216. The first plurality of openings 218 and the second plurality of openings 220 are formed using techniques described above with regard to FIGS. 3A-3E. Not only do the precision cutting apparatuses described above form smaller and more precise cuts compared to etching techniques, but the cutting apparatuses, in some examples, form the first plurality of openings 218 in custom, nonlinear geometric shapes. This allows for what appears to be overlapping landing sites (bumps 206 when installed) when viewed from an end (see, e.g., FIG. 4B); this may be referred to as being interdigitized, intermeshed, or apparent bump overlap when viewed from an end along one or more leads (end view). The pre-mold compound 222 further facilitates forming the first plurality of openings 218 in custom, nonlinear geometric shapes for at least the reason that the pre-mold compound 222 provides structural or mechanical support to the leadframe 202, i.e., provides pre-mold compound support.
[0067] As shown clearly in FIG. 4B, the plurality of interconnect bumps 206 differs from the plurality of interconnect bumps 106 of FIGS. 1-2B in that some of the plurality of interconnect bumps 206 overlap 245 (that is, appear to overlap from certain views including FIG. 4B) others of the plurality of interconnect bumps 206 along one or more horizontal directions, e.g., the x- axis 241, the y-axis 239 or a combination thereof. In some examples, the plurality of interconnect bumps 206 are sized or shaped to take advantage of the increased and sometimes unique surface areas or bump landing sites 236 on the first side 228 of the leadframe 202. In some examples, some of the plurality of interconnect bumps 206 are larger than others of the plurality of interconnect bumps 206. In some examples, the size of each of the plurality of interconnect bumps 206 are customized based on what devices in the semiconductor die the plurality of bumps 206 is connecting to as well as the available surface area on the semiconductor die (104, FIG. 1). Similar to the plurality of bumps 106 illustrated in FIGS. 1-2B, the plurality of bumps 206 are illustrated in FIGS. 4A-4B as having a tapered shape, whereas, for simplicity, the plurality of bumps 206 are schematically illustrated in FIGS. 4C-4D without the tapered details shown in FIGS. 4A-4B.
[0068] With reference primarily to FIG. 4D, the second plurality of openings 220 are shown via hidden lines; however, a portion of the pre-mold compound 222 that is directly beneath the first plurality of openings 218 is visible. The first plurality of openings 218 align with or are over at least a portion of the second plurality of openings 220 with respect to the z-direction 237. In other words, the first plurality of openings 218 stay within the boundaries of the second plurality of openings 220, as illustrated by the hidden lines demarking opening 220. As one specific example, a first opening 219 of the first plurality of openings 218 is between a first wall 221 and a second wall 223 of a second opening 225 of the second plurality of openings 220.
[0069] Referring primarily to FIG. 5, a schematic, top view of a portion of a semiconductor package 300 is presented. The semiconductor package 300 is similar to the semiconductor package 200 illustrated in FIGS. 4A-4D, except for the shape of a cutting pattern 346. The semiconductor package 300 includes a leadframe 302 segmented into a plurality of leadframe leads 316 via at least a first plurality of openings 318 from a first side 328 and the second plurality of openings (analogous to openings 220) from a second, opposing side. The first plurality of openings 318 extends from a first side 328 of the leadframe 302 toward the second side. The second plurality of openings is not shown but would be arranged analogously to the second plurality of openings 220 in FIGS. 4A-4D. A pre-mold compound 322 is positioned in the second plurality of openings and the portion of the pre-mold compound 322 directly under the first plurality of openings 318 is visible in the figure.
[0070] The first plurality of openings 318 are arranged according to the cutting pattern 346. The cutting pattern 346 and, thus, the first plurality of openings 318 is overall nonlinear, e.g., having traces out in both the x and y directions at places. In some examples, the first plurality of openings 318 and the cutting pattern 346 include a number of straight segments 348 connected together to form an angle at each segment, for example angle Θ. In some examples, the first plurality of openings 318 and the cutting pattern 346 is a modified zigzag pattern that extends generally in the direction of the y-axis. While the cutting pattern 346 of FIG. 5 is formed of a number of straight segments 348, in some examples, the cutting pattern 346 also includes curved segments having a rounded profile.
[0071] A plurality of interconnect bumps 306 extend from the leadframe 302 towards a die (104 in FIG. 1). In some examples, one or more of the plurality of interconnects bumps 306 extend from each of the plurality of leadframe leads 316. For simplicity, the plurality of interconnect bumps 306 are illustrated as having a simple, elliptical shape with a flat top surface. However, it should be appreciated that in some examples, the plurality of interconnect bumps 306 are tapered or otherwise shaped similar to the plurality of interconnect bumps 106 and 206 disclosed above with regards to FIGS. 1-2B or FIGS. 4A-4D, respectively. The interconnect bumps couple the die and leadframe.
[0072] Referring primarily to FIG. 6, a schematic, top view of a portion of an illustrative semiconductor package 400 is presented. The semiconductor package 400 is similar to the semiconductor package 300 illustrated in FIG. 5, except for aspects of a cutting pattern 446. The semiconductor package 400 includes a leadframe 402 segmented into a plurality of leadframe leads 416 via at least a first plurality of openings 418 from the first side 428 and underlying the second plurality of openings from the second side. One or more of a plurality of interconnect bumps 406 extend from landing sites on each of the plurality of leadframe leads 416. Again, for simplicity, the plurality of interconnect bumps 406 are illustrated as having a simple, elliptical shape with a flat top surface. It should, however, be appreciated that in some examples, the plurality of interconnect bumps 406 are tapered or otherwise shaped similar to the plurality of interconnect bumps 106 and 206 disclosed above with regards to FIGS. 1-2B or FIGS. 4A-4D, respectively. The first plurality of openings 418 extends from a first side 428 of the leadframe 402. The second plurality of openings is not shown but would be arranged similarly to the second plurality of openings 220 in FIGS. 4A-4D. A pre-mold compound 422 is positioned in the second plurality of openings and the portion of the pre-mold compound 422 directly under the first plurality of openings 418 is visible in the figure.
[0073] The first plurality of openings 418 are arranged according to the cutting pattern 446. The cutting pattern 446 and, thus, the first plurality of openings 418 are nonlinear along at least one of the horizontal directions, e.g., the y-axis. In some examples, the first plurality of openings 418 and the cutting pattern 446 include a number of straight segments 448 connected together to form an angle, for example angle Θ. In some aspects, the first plurality of openings 418 and the cutting pattern 446 are a modified zigzag pattern that extends along a horizontal direction, such as the y-axis.
[0074] The first plurality of openings 418 and the cutting pattern 446 include a space or gap 450. The space 450 separates one of the plurality of leadframe leads 417 into a first portion 452 and a second portion 454. The leads include bump landing sites for receiving a plurality of bumps. The space 450 extends through (z-direction) the leadframe 402 such that full separation between the first portion 452 and the second portion 454 is achieved. The space 450 is fully separated from the first portion 452 and the second portion 454 in both a vertical direction (z- axis) and a horizontal direction (x-y plane). The space 450 has a lateral width W4, for example along the x-axis, and a longitudinal length L4, for example along the y-axis. In some examples, the width W4 is between approximately 25 and 300 micrometers and the length L4 is between approximately 25 and 300 micrometers. In some examples, the space 450 is formed using a cutting apparatus similar to the cutting apparatus described above with regard to FIGS. 3A-3E. In some examples, the spaces 450 are used to electrically separate (isolate) the two parts of the leadframe; in this way, one can get more pins or I/O (input/output) functionality. The pre-mold compound 422 allows the lead to be supported notwithstanding gap 450.
[0075] Referring primarily to FIG. 7, a schematic, top view of a portion of an illustrative semiconductor package 500 is presented. The semiconductor package 500 is similar to the semiconductor package 300 illustrated in FIG. 5 and the semiconductor package 400 illustrated in FIG. 6. The semiconductor package 500 illustrates another aspect of how a cutting pattern 546, a first plurality of openings 518, and a plurality of interconnect bumps 506 may be customized into a number of shapes. The semiconductor package 500 includes a leadframe 502 segmented into a plurality of leadframe leads 516 via at least the first plurality of openings 518 and the underlying second plurality of openings (analogous to openings 220). The second plurality of openings are not shown but would be arranged analogously to the second plurality of openings 220 in FIGS. 4A-4D. It should be appreciated that the first plurality of openings 518 connect to the second plurality of openings as described in examples described above. A pre-mold compound 522 is positioned in the second plurality of openings and the portion of the pre-mold compound 522 directly under the first plurality of openings 518 is visible in the figure.
[0076] The first plurality of openings 518 and the cutting pattern 546 include a space or gap 550. In one example, the space 550 separates one of the plurality of leadframe leads 517 into a first portion 552 and a second portion 554. The space 550 extends through (z-direction) the leadframe 502 such that full separation between the first portion 552 and the second portion 554 is achieved. The space 550 is similar to the space 450 described with respect to FIG. 6. The first plurality of openings 518 and the plurality of bumps 506 may be customized in size, shape, position, etc. based on PCB and the semiconductor die configurations. A variety of bumps 506 with varying widths and shapes are shown. For simplicity, the plurality of interconnect bumps 506 are illustrated as having a flat top surface. It should, however, be appreciated that in some examples, the plurality of interconnect bumps 506 are tapered or otherwise shaped similar to the plurality of interconnect bumps 106 and 206 disclosed above with regards to FIGS. 1-2B or FIGS. 4A-4D, respectively.
[0077] Referring primarily to FIG. 8, a schematic, top view of a portion of an illustrative semiconductor package 600 is presented. The semiconductor package 600 is similar to at least the semiconductor package 400 illustrated in FIG. 6, except that the semiconductor package 600 includes islands 656 in a leadframe 602. The term "island" is used because the island 656 is isolated from other leads 616 of the leadframe 602 and from the ends and is supported fully by the pre-mold compound 622 as described below.
[0078] The semiconductor package 600 includes the leadframe 602 segmented into a plurality of leadframe leads 616 via at least a first plurality of openings 618 formed in the leadframe 602 and a second plurality of openings from the second side (analogous to 220). One or more of a plurality of interconnect bumps 606 extend from landing sites on each of the plurality of leadframe leads 616 towards a die (see 104, FIG. 1). For simplicity, the plurality of interconnect bumps 606 are illustrated as having a simple, elliptical shape with a flat top surface; however, it should be appreciated that in some examples, the plurality of interconnect bumps 606 are tapered or otherwise shaped similar to the plurality of interconnect bumps 106 and 206 disclosed above with regards to FIGS. 1-2B or FIGS. 4A-4D, respectively.
[0079] The first plurality of openings 618 extends into the leadframe 602 from a first side 628 of the leadframe 602. The second plurality of openings are not shown but would be arranged analogously to the second plurality of openings 220 in FIGS. 4A-4D. The pre-mold compound 622 is positioned in the second plurality of openings and the portion of the pre-mold compound 622 directly under the first plurality of openings 618 is visible in the figure.
[0080] The first plurality of openings 618 are arranged according to a cutting pattern 646. The cutting pattern 646 and, thus, the first plurality of openings 618 are nonlinear overall along at least one of a first direction, e.g., the y-axis. The first plurality of openings 618 is shown forming a zig-zag pattern that forms enlarged landing sites for the interconnect bumps 606. The first plurality of openings 618 and the cutting pattern 646 include a number of spaces or gaps 650. The spaces 650 separate one of the plurality of leadframe leads 617 into a first portion 652, a second portion 654 and one or more of the islands 656, such that the islands 656 are between the first portion 652 and the second portion 654.
[0081] The islands 656 are isolated from the plurality of leadframe leads 616, including the first portion 652 and the second portion 654 of the leadframe line 617. The islands 656 are supported by the pre-mold compound 622. The pre-mold compound 622 facilitates the creation of the islands 656 because the islands 656 are isolated from other metal portions of the leadframe 602, e.g., the plurality of leadframe leads 616. In some examples, one or more of the plurality of interconnect bumps 606 are positioned on the islands 656. In some aspects, other components, for example a capacitor, are connected to the islands 656. In some examples, the islands 656 are inaccessible or unobservable after final assembly of the semiconductor package 600, which may cause components connected to the islands 656 to be hidden. Any of a number of components may be positioned on the islands 656, e.g., capacitors, inductors, or current sensors. In some aspects, by not exposing all these connections, a good amount of complexity is hidden (or protected) from the user, and by not exposing them, space on the PCB is not wasted.
[0082] In some examples, the spaces 650 extend the entire vertical length (e.g., the z-axis extending into the page) of the leadframe 602 such that full separation between the first portion 652 and the second portion 654 is achieved. The spaces 650 and associated adjacent first plurality of openings 618 fully separate the first portion 652, the second portion 654, and the islands 656 in both the x-y plane and the z-direction.
[0083] Referring primarily to FIGS. 9A-9B, a portion of an illustrative semiconductor package 700 is presented. FIG. 9A is a schematic, top view of the semiconductor package 700, and FIG. 9B is a schematic, front view in elevation of the semiconductor package 700. The over mold compound has been left over for illustrative purposes. The semiconductor package 700 includes a leadframe 702, a semiconductor die 704, and a plurality of bumps 706 that electrically connect the semiconductor die 704 to the leadframe 702. The plurality of bumps 706 are shown having a uniform diameter, but, it should be appreciated that plurality of the bumps 706 are, in some examples, tapered or shaped like the plurality of bumps 106 in FIG. 1-2B or the plurality of bumps 206 in FIGS. 4A-4D, such that the plurality of bumps 706 have a larger diameter connecting to the leadframe 702 and a smaller diameter connecting to the die 704.
[0084] The leadframe 702 includes a plurality of leadframe leads 716 for receiving one end of the plurality of bumps 706 on a surface, e.g., landing sites. The plurality of leadframe leads 716 are physically separated from each other and are separated using a first plurality of openings 718 and a second plurality of openings 720. A pre-mold compound 722 is positioned in or otherwise substantially fills the second plurality of openings 720. The plurality of leadframe leads 716 include a full body portion 732 and a cantilevered portion 734 extending laterally from the full body portion 732.
[0085] The leadframe 702 further includes a plurality of islands 756 that are supported by the pre-mold compound 722. The plurality of islands 756 are separated from adjacent leadframe leads 716 or each other via the first plurality of openings 718. One difference between the plurality of islands 756 and the plurality of leadframe leads 716 is that the plurality of islands 756 are fully supported by the pre-mold compound 722 because the plurality of islands 756 do not include a full body portion like the plurality of leadframe leads 716 to provide at least some support.
[0086] In some examples, the plurality of islands 756 include components positioned thereon, such as a capacitor 760. In one example, the capacitor 760 extends between or forms a bridge across adjacent islands 756. In another example, other components that are positioned on the plurality of island 756, such as, capacitors, inductors, or current sensors. In some examples, the plurality of islands 756 is hidden after assembly of the semiconductor package 700. In some examples, the components positioned on the plurality of island 756, such as the capacitor 760, are also hidden after assembly of the semiconductor package 700.
[0087] In some aspects, the pre-mold compound facilitates multi-chip modules (MCM). With an MCM, to increase device functionality, multiple dies (same or different kinds) are placed on the same leadframe next to each other. In such a case, some of the internal connections between the two dies do not need to be exposed and can be on islands, while some are provided for the PCB connections. Moreover, in some aspects, cavities are created to accommodate additional components, e.g., capacitors, inductors, current sensors, temperature sensors, or other components.
[0088] In some examples, the leadframe 702 is formed using techniques described above with reference to FIGS. 3A-3E. Because the leadframe 702, in some examples, includes the plurality of islands 756, the cutting of the first plurality of openings 718, at least with regards to the first plurality of openings 718 used to form the plurality of islands 756, occurs after the formation of the second plurality of openings 720 and subsequent to filling of the second plurality of openings 720 with the pre-mold compound 722. The plurality of islands 756 do not have a full body portion like the plurality of leadframe leads 716 to provide support and, thus, need the pre-mold compound 722 to be in place to support the plurality of islands 756 before the plurality of islands 756 may be formed.
[0089] Referring primarily to FIG. 10, a schematic, top view of a portion of a semiconductor package 800 is presented. The semiconductor package 800 includes a leadframe 802 and a plurality of interconnect bumps 806 extending therefrom. The semiconductor package 800 illustrates how, in some examples, creating a nonlinear first plurality of openings 818 by using a nonlinear, cutting pattern 846 increases a bump landing site area 836 on a first side 828 of the leadframe 802. The lateral cross-sectional surface area Al (outer ring) of the plurality of interconnect bumps 806 may be increased in this situation. Without the curvilinear portions, the cross-sectional would be limited to A2. For reference, the surface area A2 is superimposed over the surface area Al of the plurality of bump 806 to show the variation in surface area size had the first plurality of openings 818 been linear such as shown in FIGS. 2A-2B. Al versus A2 shows the benefit of a non-linear cut. Thus, by modifying the first plurality of openings 818 to be nonlinear or otherwise having a curvature, the surface area Al of the plurality of bump 806 may be increased from the surface area Al to the surface area A2 without increases the overall size of the leadframe. In some examples, the surface area A2 is twice that of the surface area Al .
[0090] The second plurality of openings are not shown but would be arranged similarly to the second plurality of openings 220 in FIGS. 4A-4D. A pre-mold compound 822 is positioned in the second plurality of openings, and the portion of the pre-mold compound 822 directly under the first plurality of openings 818 is visible in the figure. As described above, by increasing the landing site area 836 on the leadframe 802 such that the surface area, for example the surface area Al, connected to the landing site 836 can be increased, current and power densities transferred between the plurality of interconnect bumps 806 and the leadframe 802 are decreased, which improves the life and performance of the semiconductor package 800. Moreover, the pre-mold compound 822 may further facilitate a larger landing site area 836 on the first side 828 of the leadframe 802 by providing structural support to the leadframe 802 in a similar manner as described above with reference to FIGS. 1-2B and thus allowing narrower cuts on the first side.
[0091] Referring primarily to FIGURE 1 1, a schematic, top view of a portion of an illustrative semiconductor package 900 is presented. The semiconductor package 900 is similar to the semiconductor package 300 illustrated in FIG. 5 and the semiconductor package 400 illustrated in FIG. 6. The semiconductor package 900 includes a leadframe 902 segmented into a plurality of leadframe leads 916 via at least the first plurality of openings 918 and underlying second plurality of openings (analogous to openings 220). The second plurality of openings is not shown but would be arranged analogously to the second plurality of openings 220 in FIGS. 4A-4D. It should be appreciated that the first plurality of openings 918 would connect to or intersect or be in fluid communication with the second plurality of openings as described in examples described above to form the plurality of leads 916.
[0092] The first plurality of openings 918 and the cutting pattern 946 and the plurality of bumps 906 may be customized in size, shape, position, etc. based on PCB and semiconductor die configurations. A pre-mold compound 922 is applied in the plurality of second openings to provide support to the plurality of leads 916 and to form islands (see 656, FIG. 8) as desired.
[0093] A plurality of power bumps 907 and a plurality of signal bumps 909 are coupled to the first side 928 and extend between the first side 928 (with solder also on that end; see 112 in FIG. 1) to sites on a die (not explicitly shown but analogous to 104 in FIG. 1). While bumps 907, 909 may vary in size amongst the groups, for explanation of how the density of bumps may be increased, assume that that each of the plurality of power bumps 907 has a width W3, which in this case is a diameter since the bumps 907 have circular cross sections at the first end. Any shape might be used as described above and, in this regard, a square cross section is shown on the two on the left (for orientation shown). In other examples, other sized bumps are used in a variety of widths depending on the functionality of the bumps.
[0094] Likewise, the plurality of signal bumps 909 may be assumed to have a width W4, which in this example is a diameter. Because they are not carrying power, the signal bumps 909 are smaller in lateral width (e.g., diameter) than the power bumps 907, i.e., W3 > W4. Moreover, because the first openings 918 are non-linear, e.g., curved, curvilinear, patterned, sinusoidal, or otherwise shaped, the pattern allows an intermeshing of the power bumps 907 and signal bumps 909; this means if one were to view along the surface of the first side 928 along a lead such as the middle lead 916, the power bumps 907 and signal bumps 909 would appear to overlap (see by analogy the apparent overlap 245 in FIG. 4B).
[0095] In one example, at least one of the plurality of power bumps 907 is on a first lead 917 of the plurality of leads 916, which is adjacent to a second lead 919 of the plurality of leads 916. A least one of the plurality of signal bumps 909 is on the second lead 919. A center 921 of the at least one of the plurality of power bumps 907 on the first lead 917 is separated orthogonally from a center 923 of the at least one of the plurality of signal bumps 909 by a distance D. The distance orthogonally separating the bumps means the distance between a longitudinal axis 927 (generally along the lead) of the power bump 907 and the longitudinal axis 929 of the signal bump 909. Half of the width of the power bump 907 and half of the width of the signal bump 909 combined are greater than the distance, D, separating the centers, i.e., ((½ * W3) + (½ * W4)) > D. Yet, they fit because the first opening 918 is patterned to go around the power bump 907 and then move inward (toward center as shown) at 925 to go around the signal bump 909 before going outward around the next power bump.
[0096] Referring primarily to FIGURE 12, another example that includes a method for fabricating a semiconductor package including a pre-mold compound is presented. The method includes forming a leadframe of the types presented above and then completing the package. Thus, in step 1000, a leadframe (e.g., 102, FIG. 1-3; 202, FIG. 4; 302, FIG. 5; 402, FIG. 6; 502, FIG. 7; 602, FIG. 8; 702, FIG. 9; 802, FIG. 10; 902, FIG. 11) consistent with the examples above is formed. The leadframe has a pre-mold compound (122, 222, 322, 422, 522, 622, 722, 822, 922) in a second plurality of openings for at least partially supporting leads of the leadframe. In addition, the leadframe, in some examples, has overlapping bump landing sites; that is the bump landing sites or bumps when applied appear to overlap (see 245 in FIG. 4B) when viewed from an end (end view). At step 1002, a plurality of bumps are coupled between a semiconductor die (104, FIG. 1) and the bump landing sites (e.g., 136, FIG. 1) on a plurality of leads (e.g., 116, FIG. 1) on the leadframe. It will be understood that this includes solder 112 (FIG. 1). The method also includes applying a molding compound (e.g., 114, FIG. 1) to cover at least a portion of the leadframe and bumps at step 1004.
[0097] In one example, a desire to interconnect a semiconductor die to a leadframe while increasing the connection interface on the leadframe and reducing the interconnection area on the die is accomplished. The interconnection is done with a plurality of bumps that have a wide lateral base on the side that interconnects on the leadframe and has a smaller lateral end base at the point of interconnection on the die. While they could take any number of different cross- sections (lateral cross section) - circular, oval, square, triangle, polygon, and the like - the overall longitudinal profile is tapered to go from the larger base to a narrower base. In order to accommodate the larger base on the leadframe side, the bump landing sites are made larger by allowing them to overlap as it appears from looking at it on an end (end view; 245 in FIG. 4B). If one looks at it from a point of reference that is along a top surface— eye adjacent to the surface— of the leadframe, the bumps will appear to intermesh or overlap (see 245 in FIG. 4B). When viewed, however, from the top, one sees that the top openings, which separate the leadframe into different leads, form a pattern that weaves in and out on an x-y plane of the leadframe so that the bases of each bump are in fact separated from one another but appear to overlap from the edge (end view).
[0098] Many different patterns might be formed for the first openings that shape the leads such as zigzag, sinusoidal, orthogonal or angled turns. In order to make the pattern, two things are done in one example. A bottom opening or channel or space is formed that is somewhere about 50% to 90% of the otherwise thickness of the leadframe thickness, and then, on top of that - from the top surface - a precise cut is made with a pattern. That precise cut is done with precise equipment such as a laser or water jet or precise mechanical cut. The precise cut can be done with a programmed pattern as one skilled in the art would understand. This precision cut from the top allows the pattern to accommodate the larger bases of the plurality of bumps. In one example, the pattern initially goes straight (parallel to the leads) for a distance and then the nonlinear pattern begins. Because the precision cut is made on the top surface over a wider opening that was formed on the bottom surface, the leads are formed and are isolated.
[0099] In one aspect, even narrower cuts for the first openings or islands on leads may be formed by putting a support compound or pre-mold compound into the second openings. The pre-mold compound supports at least partially the plurality of leads. In that way, the thickness of the leads need not carry all the structural strength and so the width can be smaller and the second openings can also be deeper.
[0100] The meaning of terms used herein should be clear from the foregoing, but in addition, the following amplifications are provided. "Bumps," which are also known as posts or pillars, are a type interconnect between a die and leadframe. Example bumps are presented above as 106, 206, 506, 606, 907, and 909. "Bump landing sites" or "landing sites" on the leads are portions on the surface of a lead sized to receive an end or base of a corresponding bump to form a connection on a surface of a lead. Examples of bump landing sites 136 are shown on at least some of the leads, e.g., landing sites 136. All the top views of the bumps 106, 206, 506, 606, 907, and 909 are on bump landing sites on the leadframe. In one example, the bump landing site is a location on a lead that is intended to receive a bump to form an interconnection. "Chemical etch" is a way of using etching chemicals to remove all or a portion of metal in a selected, unprotected location. "Curvilinear" means formed at least in part with curved boundaries or lines. An example of curvilinear is the curving patterns shown in FIG. 9. "Cutting pattern" means a pattern for a cutting device to trace out a cut; in one instance, the cutting pattern is saved in memory.
[0101] "First plurality of openings" herein refers to openings made by the precision cut device from a first surface of a metal strip and at least partially over a second plurality of openings to form a combined opening through the metal strip. "Fluid communication" between two portions means that an opening between them allows fluid (e.g., air) to flow between them. If a space on the bottom (for the orientation shown) intersects a space on the top so that the two are in fluid communication, it means the two spaces form one space that includes both the top and bottom spaces. "Leadframe" is a metal frame that provides external electrical connection to the packaged chip or semiconductor device. Examples from above include 101, 202, 302, 402, 502, 602, and 902. "Leads" of the leadframe are the lengthwise members on which, at least in some examples, bumps are attached. Examples from above include 116, 216, 316, 416, 516, 517, and 916. "Metal strip" means an alloy, e.g., copper alloy, or metal from which a leadframe is formed. An example from above is metal strip 138.
[0102] "Molding compounds" are epoxy resins as part of semiconductor package. The resins are at times filled with some sort of silica filler to reduce the coefficient of thermal expansion to better match that of the lead frame along with small amounts of other additives. An example from above is molding compound 114. "Nonlinear from a top view" or plan view with respect of openings in the metal strip of the leadframe means that as one views the metal strip from above the surface (e.g., like in FIG. 4C) one sees that the openings are substantially curvilinear or containing overall non-linear segments; all the openings from the top view in FIG. 4C are examples. "Non-linear portions" refers to portions that are other than linear, e.g., curvilinear.
[0103] "Photoresist pattern" is a pattern or image that is used to activate portions of a photoresist layer. "Semiconductor die" is the semiconductor chip with a function circuit or device. An example from above is the die 104 in FIG. 1. "Semiconductor package" is the semiconductor die after interconnecting with leadframe and being at least partially covered with a molding compound. An example from above is semiconductor package 100. "Opening" means a void or location where material has been removed or not formed.
[0104] With respect to the expression "each of the plurality of first bumps including a lateral cross-sectional area larger than a lateral cross-sectional area of each of the second plurality of bumps on a given cross-sectional plane of the semiconductor package," an example is clear from FIG. 4B. An example of a given cross-sectional plane 207 of the semiconductor package is shown in broken lines as it intersects a first bumps 209 of the plurality of first bumps and one of the second bumps 211 of the plurality of second bumps. It is apparent that the cross sectional area of the first bump 209 for a lateral cut along plane 207 would be larger than the cross sectional area for a lateral cut along plane 207 of the second bump 211. The cross-sectional area refers to the area of the resultant shape when you make a cut in cross section - e.g. a lateral cut on a longitudinal object; thus, a lateral cross sectional area of a cylinder would be a circle. In one example, the larger first bump 209 is a power bump and the smaller second bump 211 is a signal bump.
[0105] With respect to the expression "at least one of the first plurality of bumps overlap," as viewed from an edge or end view, means that when one looks along a lead from an end— like the view of FIG. 4B— one will see bumps that appear to overlap (245 in FIG. 4B). If one lighted the bumps from that angle (along a lead and along a surface of the metal strip) to make a projected silhouette, at least two adjacent bumps (209, 211) would appear in the silhouette as partially merged.
[0106] With respect to the expression "cutting a first side of a metal strip to a depth Dl ... to form a first plurality of openings extending on the first side, wherein the depth Dl is less than a height H3 of the metal strip," what is meant is that, in one example, the depth of the cut to make the first openings that starts on the first side of the metal strip and moves towards the second side is a distance Dl but that is not all the away through the metal strip, which has a thickness or width or height of H3. H3 is between the first surface and the second surface. The cut from the first side is to a depth of Dl to make the first openings. The second openings are from the second side, and the second openings involve material removed or not formed between the second side in the direction of the fist side to a depth of D2. If, as is contemplated, Dl + D2 = H3, then a complete opening or space through the metal strip has been formed.
[0107] Modifications are possible in the described arrangements, and other arrangements are possible, within the scope of the claims.

Claims

CLAIMS What is claimed is:
1. A method of forming a semiconductor package, the method comprising:
forming a leadframe for the semiconductor package, wherein forming the leadframe comprises:
providing a metal strip having a first side and a second side, wherein the second side opposes the first side,
cutting the first side of the metal strip to a depth Dl according to a cutting pattern to form a plurality of first channels, wherein the depth Dl is less than the height H of the metal strip, etching the second side of the metal strip to a depth D2 according to a photoresist pattern to form a second plurality of channels, wherein the depth D2 is shallower than a height H of the metal strip, the height H being between the first side and the second side of the metal strip,
inserting a pre-mold compound into the second plurality of channels,
wherein the first plurality of channels extends up to or at least partially into the pre-mold compound in the second plurality of channels to form a plurality of leads on the leadframe, and wherein at least some of the first plurality of channels are in fluid communication with at least some of the second plurality of channels;
coupling a plurality of bumps between a semiconductor die and a plurality of bump landing sites on the plurality of leads of the leadframe, wherein at least some of the plurality of bumps appear to overlap when viewed from an end along at last one of the plurality of leads; and covering at least a portion of the semiconductor die and at least a portion of the leadframe with a molding compound to form the semiconductor package.
2. The method of claim 1, wherein the cutting of the first side of the metal strip includes using a laser, a precision water jet, or a plasma cutter.
3. The method of claim 1, wherein inserting a pre-mold compound into the second plurality of channels comprises substantially filling the second plurality of channels with the pre-mold compound.
4. The method of claim 1, wherein the cutting pattern aligns at least partially with the photoresist pattern, and wherein the cutting of the first side of the metal strip aligns with locations where at least 50 percent of the height H has been etched from the second side of the metal strip.
5. The method of claim 1, wherein the etching from the second side continues until 50 to 80 percent of the height H of the metal strip is removed.
6. The method of claim 1, wherein the cutting of the first side of the metal strip includes forming a cut with a lateral width Wl that is less than 50 microns.
7. The method of claim 1, wherein the pre-mold compound comprises an epoxy resin.
8. The method of claim 1, further comprising cutting the metal strip to separate portions of the metal strip in a first direction and a second direction to form one or more islands.
9. The method of claim 1, wherein the cutting pattern is non-linear.
10. The method of claim 9, wherein the photoresist pattern is substantially linear.
11. A method of forming a semiconductor package, the method comprising:
forming a leadframe for the semiconductor package, wherein forming the leadframe comprises:
providing a metal strip having a first side and a second side, wherein the second side is opposed to the first side, and wherein the metal strip has a height H between the first side and the second side,
cutting the first side of the metal strip to a depth Dl according to a cutting pattern to form a first plurality of openings, wherein Dl is less than the height H,
applying a photoresist on the second side of the metal strip,
applying a chemical etch to the second side of the metal strip according to a photoresist pattern to form a second plurality of openings, wherein a depth D2 of the second plurality of openings is less than the height H of the metal strip,
removing the photoresist from the second side of the metal strip,
applying an insulating material into the second plurality of openings, and
wherein the first plurality of openings extends into the second plurality of openings to form a plurality of leads on the lead frame;
coupling a plurality of bumps between a semiconductor die and a plurality of bump landing sites on the plurality of leads of the leadframe, wherein the plurality of leads are at least partially supported by the insulating material; and
covering at least a portion of the semiconductor die and at least a portion of the leadframe with a molding compound to form the semiconductor package.
12. The method of claim 11, wherein at least some of the plurality of bumps appear to overlap when viewed from an end along at last one of the plurality of leads.
13. The method of claim 11, wherein the chemical etch is applied until the depth D2 of the second plurality of openings is 50 to 80 percent of the height HI of the metal strip.
14. The method of claim 11, wherein cutting the first side of the metal strip includes using a laser, a precision water jet or a plasma cutter.
15. The method of claim 11, wherein inserting an insulating material into the second plurality of openings comprises substantially filling the second plurality of openings with the insulating material.
16. The method of claim 11, wherein cutting the first side of the metal strip includes forming a cut with a lateral width Wl that is less than 50 microns.
17. The method of claim 11, wherein the insulating material is a molding compound.
18. The method of claim 11, wherein cutting the first side comprises fully separating a portion of the metal strip into an isolated island.
19. The method of claim 11, wherein the cutting pattern is non-linear.
20. A semiconductor package comprising:
a metal leadframe having a first side and a second side, wherein the second side is opposed to the first side, the metal leadframe comprising:
a first plurality of openings extending partially into the leadframe from the first side, the first plurality of openings having a lateral width Wl,
a second plurality of openings extending partially into the leadframe from the second side, the second plurality of openings having a lateral width W2 that is greater than the width Wl, wherein the first plurality of openings intersect the second plurality of openings to form a plurality of leads on the leadframe,
an insulating material positioned in the second plurality of openings, wherein the insulating material at least partially supports the plurality of leads, and
a plurality of landing sites on the first side of the leadframe between the first plurality of openings;
a plurality of bumps extending from the landing sites to a semiconductor die; and a molding compounding at least partially covering the plurality of bumps and the metal leadframe.
21. The package of claim 20, wherein the insulating material substantially fills the second plurality of openings.
22. The package of claim 20, wherein the first plurality of openings is non-linear, and wherein the second plurality of openings is linear.
23. The package of claim 20, wherein some of the plurality of bumps overlap others of the plurality of bumps when viewed from an end along at least one axis.
24. The package of claim 20, wherein each of the plurality of bumps is tapered away from the leadframe along a longitudinal axis of each of the plurality of bumps.
25. The package of claim 20, wherein a depth D2 of the second plurality of openings is fifty to eighty percent of a depth D3 of the metal leadframe, wherein in D3 is a distance from the first side of the leadframe to the second side of the leadframe.
26. The package of claim 20, wherein the first plurality of openings and the second plurality of openings are aligned to fully separate portions of the leadframe.
PCT/US2018/054514 2017-10-05 2018-10-05 Pre-molded leadframes in semiconductor devices WO2019071069A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201880073966.4A CN111357098A (en) 2017-10-05 2018-10-05 Pre-molded lead frame in semiconductor device
EP18864546.9A EP3692569A4 (en) 2017-10-05 2018-10-05 Pre-molded leadframes in semiconductor devices
JP2020519681A JP7448754B2 (en) 2017-10-05 2018-10-05 Pre-molded lead frames in semiconductor devices

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
US201762568330P 2017-10-05 2017-10-05
US201762568333P 2017-10-05 2017-10-05
US201762568331P 2017-10-05 2017-10-05
US62/568,330 2017-10-05
US62/568,331 2017-10-05
US62/568,333 2017-10-05
US16/151,026 2018-10-03
US16/151,026 US10957666B2 (en) 2017-10-05 2018-10-03 Pre-molded leadframes in semiconductor devices

Publications (1)

Publication Number Publication Date
WO2019071069A1 true WO2019071069A1 (en) 2019-04-11

Family

ID=65992654

Family Applications (3)

Application Number Title Priority Date Filing Date
PCT/US2018/054392 WO2019070995A1 (en) 2017-10-05 2018-10-04 Shaped interconnect bumps in semiconductor devices
PCT/US2018/054517 WO2019071072A1 (en) 2017-10-05 2018-10-05 Leadframes in semiconductor devices
PCT/US2018/054514 WO2019071069A1 (en) 2017-10-05 2018-10-05 Pre-molded leadframes in semiconductor devices

Family Applications Before (2)

Application Number Title Priority Date Filing Date
PCT/US2018/054392 WO2019070995A1 (en) 2017-10-05 2018-10-04 Shaped interconnect bumps in semiconductor devices
PCT/US2018/054517 WO2019071072A1 (en) 2017-10-05 2018-10-05 Leadframes in semiconductor devices

Country Status (5)

Country Link
US (6) US11444048B2 (en)
EP (3) EP3692574A4 (en)
JP (3) JP2020537342A (en)
CN (3) CN111316433A (en)
WO (3) WO2019070995A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11600590B2 (en) * 2019-03-22 2023-03-07 Advanced Semiconductor Engineering, Inc. Semiconductor device and semiconductor package
US11682609B2 (en) 2019-06-29 2023-06-20 Texas Instruments Incorporated Three-dimensional functional integration
CN110379792B (en) * 2019-07-23 2021-07-20 中新国际联合研究院 Electronic assembly solder joint for temperature cycling
CN110660771B (en) * 2019-10-09 2021-03-30 中新国际联合研究院 Optimization structure of solder joint shape in semiconductor package
CN110854029B (en) * 2019-11-08 2021-04-13 中新国际联合研究院 Forming process of naturally formed thick and short hourglass-shaped welding spot
US11569154B2 (en) 2021-05-27 2023-01-31 Texas Instruments Incorporated Interdigitated outward and inward bent leads for packaged electronic device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6559527B2 (en) * 1999-01-19 2003-05-06 International Business Machines Corporation Process for forming cone shaped solder for chip interconnection
US6780746B2 (en) * 2000-06-02 2004-08-24 Micron Technology, Inc. Method for fabricating a chip scale package using wafer level processing and devices resulting therefrom
US7045893B1 (en) * 2004-07-15 2006-05-16 Amkor Technology, Inc. Semiconductor package and method for manufacturing the same
US7329957B2 (en) * 2004-03-24 2008-02-12 Sanyo Electric Co., Ltd. Circuit device and manufacturing method thereof
US9337154B2 (en) * 2014-08-28 2016-05-10 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and method of manufacturing the same

Family Cites Families (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2035086C1 (en) 1992-11-19 1995-05-10 Николай Григорьевич Коломицкий Process of manufacture of semiconductor crystals
TW309654B (en) * 1995-03-29 1997-07-01 Olin Corp
JPH09139404A (en) * 1995-11-16 1997-05-27 Toshiba Corp Semiconductor device and its manufacture
JPH10178047A (en) * 1996-12-16 1998-06-30 Seiko Instr Inc Semiconductor device
JPH1154663A (en) * 1997-08-04 1999-02-26 Dainippon Printing Co Ltd Resin-sealed semiconductor device and circuit member used therein, and manufacture of circuit member
KR100546696B1 (en) * 2000-10-11 2006-01-26 앰코 테크놀로지 코리아 주식회사 method for forming lead frame for fabrication of semiconductorpackage
US7064009B1 (en) * 2001-04-04 2006-06-20 Amkor Technology, Inc. Thermally enhanced chip scale lead on chip semiconductor package and method of making same
JP2002368177A (en) * 2001-06-12 2002-12-20 Mitsubishi Electric Corp Lead frame and semiconductor device
CN2538067Y (en) * 2002-04-24 2003-02-26 威盛电子股份有限公司 Crystal covered package base
US8236612B2 (en) 2002-04-29 2012-08-07 Unisem (Mauritius) Holdings Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
JP4119866B2 (en) * 2004-05-12 2008-07-16 富士通株式会社 Semiconductor device
TW200607030A (en) * 2004-08-04 2006-02-16 Univ Nat Chiao Tung Process for protecting solder joints and structure for alleviating electromigration and joule heating in solder joints
WO2007005263A2 (en) * 2005-06-30 2007-01-11 Fairchild Semiconductor Corporation Semiconductor die package and method for making the same
TWI263351B (en) * 2005-09-20 2006-10-01 Siliconware Precision Industries Co Ltd Semiconductor package and fabrication method thereof
FI119729B (en) * 2005-11-23 2009-02-27 Vti Technologies Oy A method of making a microelectromechanical component and a microelectromechanical component
JP2007157745A (en) * 2005-11-30 2007-06-21 Sanyo Electric Co Ltd Circuit device
TWI292614B (en) * 2006-01-20 2008-01-11 Advanced Semiconductor Eng Flip chip on leadframe package and method of making the same
US9847309B2 (en) * 2006-09-22 2017-12-19 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming vertical interconnect structure between semiconductor die and substrate
US20090014852A1 (en) * 2007-07-11 2009-01-15 Hsin-Hui Lee Flip-Chip Packaging with Stud Bumps
TWI386119B (en) * 2009-03-04 2013-02-11 Alpha & Omega Semiconductor Compact inductive power electronics package
US8551820B1 (en) * 2009-09-28 2013-10-08 Amkor Technology, Inc. Routable single layer substrate and semiconductor package including same
JP5271949B2 (en) * 2009-09-29 2013-08-21 ルネサスエレクトロニクス株式会社 Semiconductor device
US20120006833A1 (en) * 2010-07-07 2012-01-12 Shower Niche Kit, Inc. Shower niche kit
US8076184B1 (en) 2010-08-16 2011-12-13 Stats Chippac, Ltd. Semiconductor device and method of forming wafer-level multi-row etched leadframe with base leads and embedded semiconductor die
US8304277B2 (en) * 2010-09-09 2012-11-06 Stats Chippac, Ltd. Semiconductor device and method of forming base substrate with cavities formed through etch-resistant conductive layer for bump locking
JP2012069704A (en) 2010-09-22 2012-04-05 Toshiba Corp Semiconductor device and method of manufacturing the same
US20120098120A1 (en) * 2010-10-21 2012-04-26 Taiwan Semiconductor Manufacturing Company, Ltd. Centripetal layout for low stress chip package
US20120267779A1 (en) * 2011-04-25 2012-10-25 Mediatek Inc. Semiconductor package
US8907437B2 (en) * 2011-07-22 2014-12-09 Allegro Microsystems, Llc Reinforced isolation for current sensor with magnetic field transducer
US9484259B2 (en) * 2011-09-21 2016-11-01 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming protection and support structure for conductive interconnect structure
CN102394232A (en) * 2011-11-29 2012-03-28 杭州矽力杰半导体技术有限公司 Lead frame and chip flipping packaging device applying lead frame
JP2013187383A (en) * 2012-03-08 2013-09-19 Denso Corp Method for manufacturing bump structure
CN102629599B (en) * 2012-04-06 2014-09-03 天水华天科技股份有限公司 Quad flat no lead package and production method thereof
US9293338B2 (en) * 2012-11-08 2016-03-22 Nantong Fujitsu Microelectronics Co., Ltd. Semiconductor packaging structure and method
US9911685B2 (en) * 2012-11-09 2018-03-06 Amkor Technology, Inc. Land structure for semiconductor package and method therefor
JP6030970B2 (en) * 2013-02-12 2016-11-24 エスアイアイ・セミコンダクタ株式会社 Resin-sealed semiconductor device and manufacturing method thereof
JP2014179364A (en) * 2013-03-13 2014-09-25 Ps4 Luxco S A R L Semiconductor chip and semiconductor device including the same
JP6130312B2 (en) * 2014-02-10 2017-05-17 新光電気工業株式会社 Semiconductor device and manufacturing method thereof
US9219025B1 (en) 2014-08-15 2015-12-22 Infineon Technologies Ag Molded flip-clip semiconductor package
CN104282637B (en) * 2014-10-31 2017-09-29 通富微电子股份有限公司 Flip chip semiconductor package structure
US9502337B2 (en) * 2014-10-31 2016-11-22 Nantong Fujitsu Microelectronics Co., Ltd. Flip-chip on leadframe semiconductor packaging structure and fabrication method thereof
KR101647587B1 (en) * 2015-03-03 2016-08-10 앰코 테크놀로지 코리아 주식회사 Semiconductor package
JP2016213238A (en) 2015-04-30 2016-12-15 ルネサスエレクトロニクス株式会社 Semiconductor device and method of manufacturing the same
CN204992803U (en) * 2015-09-01 2016-01-20 德昌电机(深圳)有限公司 Single -Phase permanent -Magnet motor and stator core thereof
JP2017152646A (en) * 2016-02-26 2017-08-31 富士通株式会社 Electronic component, electronic device and electronic apparatus
DE102016108060B4 (en) * 2016-04-29 2020-08-13 Infineon Technologies Ag Chip Carrier Packages With Void Based Feature And Process For Their Manufacture
US10204814B1 (en) * 2017-07-28 2019-02-12 Stmicroelectronics, Inc. Semiconductor package with individually molded leadframe and die coupled at solder balls

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6559527B2 (en) * 1999-01-19 2003-05-06 International Business Machines Corporation Process for forming cone shaped solder for chip interconnection
US6780746B2 (en) * 2000-06-02 2004-08-24 Micron Technology, Inc. Method for fabricating a chip scale package using wafer level processing and devices resulting therefrom
US7329957B2 (en) * 2004-03-24 2008-02-12 Sanyo Electric Co., Ltd. Circuit device and manufacturing method thereof
US7045893B1 (en) * 2004-07-15 2006-05-16 Amkor Technology, Inc. Semiconductor package and method for manufacturing the same
US9337154B2 (en) * 2014-08-28 2016-05-10 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device and method of manufacturing the same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3692569A4 *

Also Published As

Publication number Publication date
EP3692570A4 (en) 2020-12-02
JP7197849B2 (en) 2022-12-28
EP3692569A4 (en) 2020-12-09
US20230012200A1 (en) 2023-01-12
US20190109110A1 (en) 2019-04-11
WO2019070995A1 (en) 2019-04-11
US11152322B2 (en) 2021-10-19
EP3692574A4 (en) 2020-12-02
WO2019071072A1 (en) 2019-04-11
EP3692570A1 (en) 2020-08-12
CN111357098A (en) 2020-06-30
CN111295748A (en) 2020-06-16
EP3692569A1 (en) 2020-08-12
JP2020537342A (en) 2020-12-17
US11444048B2 (en) 2022-09-13
US20190109016A1 (en) 2019-04-11
JP7448754B2 (en) 2024-03-13
JP2020537340A (en) 2020-12-17
EP3692574A1 (en) 2020-08-12
CN111316433A (en) 2020-06-19
US20190109076A1 (en) 2019-04-11
US20220037277A1 (en) 2022-02-03
JP2020537341A (en) 2020-12-17
US20210210453A1 (en) 2021-07-08
US10957666B2 (en) 2021-03-23

Similar Documents

Publication Publication Date Title
US20210210453A1 (en) Pre-Molded Leadframes in Semiconductor Devices
US11735561B2 (en) Semiconductor device and method for manufacturing semiconductor device
CN104882416B (en) Semiconductor package part with stacked package ability and preparation method thereof
CN101785106B (en) Semiconductor device including semiconductor constituent and manufacturing method thereof
CN104170083B (en) Method for the piled-up packing assembly with the line bonding to package surface
TWI599016B (en) Package-on-package assembly with wire bond vias
CN100539054C (en) Chip-packaging structure and preparation method thereof
TWI460845B (en) Stackable molded microelectronic packages with area array unit connectors
US20090014872A1 (en) Method for manufacturing a circuit board structure, and a circuit board structure
CN205609512U (en) Semiconductor package
CN103117264A (en) Wiring substrate and manufacturing method of the same
US20090289342A1 (en) Semiconductor Device and Semiconductor Device Manufacturing Method
CN108899307A (en) A kind of substrate stacks the preparation method of the lateral interconnection structure of system integration module
TWI421982B (en) Semiconductor substrate and manufacturing method thereof
KR20060054466A (en) Electronic package having folded flexible substrate and method of manufacturing the same
CN202940226U (en) Package substrate
US20120320550A1 (en) Method for electrical connection between elements of a three-dimensional integrated structure and corresponding device
CN102931165B (en) The manufacture method of base plate for packaging
CN109850839B (en) Micro-electromechanical sensor packaging structure and manufacturing method
EP0610631A1 (en) Electrical connector
ITVI20120145A1 (en) COMPREHENSIVE STRUCTURE OF ENCLOSURE INCLUDING SIDE CONNECTIONS
CN114823606A (en) Packaging element with composite pin structure and manufacturing method thereof
JP2667491B2 (en) Electric pin manufacturing method
KR20030080187A (en) Semiconductor device
JP2002050736A (en) Ic and method of manufacturing the same, three- dimensionally mounted ic and method of manufacturing the same, and electronic apparatus assembled therewith or three-dimensionally mounted ic

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18864546

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2020519681

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 2018864546

Country of ref document: EP

Effective date: 20200506