WO2019033878A1 - Liner, reaction chamber and semiconductor processing equipment - Google Patents

Liner, reaction chamber and semiconductor processing equipment Download PDF

Info

Publication number
WO2019033878A1
WO2019033878A1 PCT/CN2018/095437 CN2018095437W WO2019033878A1 WO 2019033878 A1 WO2019033878 A1 WO 2019033878A1 CN 2018095437 W CN2018095437 W CN 2018095437W WO 2019033878 A1 WO2019033878 A1 WO 2019033878A1
Authority
WO
WIPO (PCT)
Prior art keywords
reaction chamber
split body
disposed
liner
boss
Prior art date
Application number
PCT/CN2018/095437
Other languages
French (fr)
Chinese (zh)
Inventor
赵晋荣
常楷
Original Assignee
北京北方华创微电子装备有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CN201721033212.5U external-priority patent/CN207183210U/en
Priority claimed from CN201710708391.6A external-priority patent/CN107578975B/en
Application filed by 北京北方华创微电子装备有限公司 filed Critical 北京北方华创微电子装备有限公司
Priority to US16/638,688 priority Critical patent/US20210193434A1/en
Priority to SG11202001343SA priority patent/SG11202001343SA/en
Publication of WO2019033878A1 publication Critical patent/WO2019033878A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/30Electron-beam or ion-beam tubes for localised treatment of objects
    • H01J37/305Electron-beam or ion-beam tubes for localised treatment of objects for casting, melting, evaporating or etching
    • H01J37/3053Electron-beam or ion-beam tubes for localised treatment of objects for casting, melting, evaporating or etching for evaporating or etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32458Vessel
    • H01J37/32477Vessel characterised by the means for protecting vessels or internal parts, e.g. coatings
    • H01J37/32495Means for protecting the vessel against plasma
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32623Mechanical discharge control means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • H01L21/67069Apparatus for fluid treatment for etching for drying etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/6719Apparatus for manufacturing or treating in a plurality of work-stations characterized by the construction of the processing chambers, e.g. modular processing chambers

Definitions

  • the present invention relates to the field of semiconductor manufacturing technology, and in particular to a lining, a reaction chamber, and a semiconductor processing apparatus.
  • the existing inner liner is disposed around the inner side of the side wall of the reaction chamber, and the upper end of the inner liner is grounded, and the lower end of the inner liner is provided with a horizontal bending portion bent toward the inner side thereof and a vertical upward portion from the horizontal bending portion a bent vertical bend, wherein a vertical bend surrounds the base for changing the impedance model of the base and its surroundings, enhancing the electric field strength at the edge of the base, thereby increasing the wafer
  • the etching efficiency of the edge can further improve the etching uniformity of the wafer.
  • the horizontal bend is used to prevent plasma from passing through the gap between the liner and the pedestal and entering the bottom of the chamber to protect the bottom of the chamber from being etched.
  • the liner is equivalent to form an equivalent model as shown in FIG.
  • the formula for the resonant frequency of this equivalent model is:
  • f is the resonant frequency
  • L is the equivalent inductance, which is produced by the bent structure of the inner liner
  • C is the equivalent capacitance generated by the vertical bent portion and the base.
  • the present invention aims to at least solve one of the technical problems existing in the prior art, and proposes a lining, a reaction chamber, and a semiconductor processing apparatus, which can avoid resonance of the system, thereby enhancing process stability.
  • an inner liner which is disposed in a reaction chamber, the inner liner comprising:
  • a lining body disposed around the side wall of the reaction chamber and grounded;
  • a first split body surrounding a susceptor disposed in the reaction chamber, and a lower end of the first split body is grounded through the base; and, in an inner peripheral wall of the first split body a media ring is disposed around the outer peripheral wall of the base;
  • a second body disposed between the lower end of the lining body and the outer peripheral wall of the first body.
  • the second split body is integrally connected with the lining main body.
  • the second split body is integrated with the first split body.
  • a lower end of the first split ring protrudes vertically downward with respect to a lower end surface of the second split body.
  • an upper end of the first split body is flush with an upper end of the dielectric ring; a lower end of the first split body is flush with a lower end of the dielectric ring.
  • the present invention also provides a reaction chamber in which a susceptor is disposed, and the above-mentioned lining provided by the present invention is further disposed in the reaction chamber.
  • the base includes a base body, an isolation layer, and a metal interface disk disposed in sequence from top to bottom, wherein the metal interface disk is grounded;
  • the lower end of the first split body is electrically connected to the metal interface disk.
  • the metal interface disk includes a first protrusion protruding from a peripheral wall of the isolation layer
  • a conductive layer is disposed between the two surfaces of the second boss that are in contact with the first boss.
  • the conductive layer is disposed on at least one of the two surfaces of the second protrusion contacting the first boss by electroplating.
  • the present invention also provides a semiconductor processing apparatus comprising the above reaction chamber provided by the present invention.
  • the invention provides an inner liner comprising a liner main body, a first split body and a second split body, wherein the liner main body is disposed around the side wall of the reaction chamber and is grounded.
  • the first split body surrounds the base, and the lower end of the first split body is grounded through the base, and a medium ring is disposed between the inner peripheral wall of the first split body and the outer peripheral wall of the base.
  • the second split body is disposed between the lower end of the inner liner and the outer peripheral wall of the first split body for preventing plasma from passing through the gap therebetween. Since the lower end of the first split body is grounded through the base, the capacitance generated by the first split body and the base alone cannot resonate.
  • the capacitance generated between the first body and the body of the lining is much smaller than the capacitance generated by the first body and the pedestal, and the inductance of the lining is small due to the grounding of the lower end of the first body. Therefore, according to the formula of the resonant frequency, the resonant frequency of the system is greatly increased, so that the frequency of the radio frequency environment is difficult to approach the resonant frequency of the system, thereby avoiding resonance of the system, thereby enhancing process stability.
  • the present invention provides a reaction chamber which can avoid resonance of the system by using the above-mentioned inner liner provided by the present invention, thereby enhancing process stability.
  • the semiconductor processing apparatus provided by the present invention can avoid resonance of the system by using the above-mentioned reaction chamber provided by the present invention, thereby enhancing process stability.
  • 1 is an equivalent model diagram of an equivalent formation of a conventional liner
  • Figure 2 is a graph of self-bias obtained using an existing liner
  • Figure 3A is a cross-sectional view of a reaction chamber employed in a first embodiment of the present invention
  • Figure 3B is a cross-sectional view of the inner liner according to the first embodiment of the present invention.
  • 3C is an equivalent model diagram of the formation of the inner liner according to the first embodiment of the present invention.
  • Figure 4 is a cross-sectional view of a liner provided by a second embodiment of the present invention.
  • Figure 5 is a cross-sectional view of a liner provided by a third embodiment of the present invention.
  • FIG. 6A is a cross-sectional view of a liner of a reaction chamber according to a fourth embodiment of the present invention.
  • Fig. 6B is an enlarged view of the area I in Fig. 6A.
  • a first embodiment of the present invention provides an inner liner disposed in the reaction chamber 6.
  • the reaction chamber 6 is further provided with a base 1 for carrying the workpiece to be processed. And the base 1 is grounded.
  • the inner liner includes a liner main body 2, a first split body 32, and a second split body 31.
  • the lining main body 2 is disposed around the side wall of the reaction chamber 6 and is grounded.
  • the upper end of the lining main body 2 is connected to the side wall of the reaction chamber 6, and is electrically connected, and the reaction chamber The side wall of the chamber 6 is grounded to achieve grounding of the lining body 2.
  • the first split body 32 surrounds the base 1 and the lower end of the first split body 32 is grounded through the base 1 and in the space D1 between the inner peripheral wall of the first split body 32 and the outer peripheral wall of the base 1 A media ring 4 is provided.
  • the second split body 31 is disposed between the lower end of the inner liner main body 2 and the outer peripheral wall of the first split body 32 for preventing plasma from passing through the gap between the inner liner main body 2 and the first split body 32, and diffusing to the reaction The bottom of the chamber 6.
  • the first split body 32 and the base 1 can be produced by providing the first split body 32 while providing the medium ring 4 between the inner peripheral wall of the first split body 32 and the outer peripheral wall of the base 1.
  • the capacitance is C1, which can change the impedance model of the susceptor 1 and its surrounding environment, and enhance the electric field strength at the edge of the pedestal, thereby improving the etching efficiency of the wafer edge and thereby increasing the etch uniformity of the wafer.
  • the dielectric ring 4 described above can function to increase the capacitance C1, which can be made, for example, of ceramic.
  • the radial thickness of the first split body 32 is much smaller than the axial length thereof, that is, the first split body 32 has a cylindrical shape to ensure It forms a capacitive effect with the susceptor 1.
  • its radial thickness is such that it can block the gap between the lower end of the lining main body 2 and the outer peripheral wall of the first split body 32.
  • the second split body 31 is an annular plate body.
  • the lower end of the first split body 32 protrudes vertically downward with respect to the lower end surface of the second split body 31 to facilitate grounding.
  • Block 1 produces a capacitor C1.
  • the second split body 31 is integrally formed with the lining main body 2, in other words, the second split body 31 is a horizontal bent portion formed by bending the lower end of the lining main body 2 inward. Further, the free ends of the second split body 31 are spaced apart from the outer peripheral wall of the first split body 32 by a distance D2, thereby achieving separation of the first split body 32 from the lining main body 2. It should be noted that the separation distance D2 between the free end of the second split body 31 and the outer peripheral wall of the first split body 32 should be reduced as much as possible to prevent plasma from passing through the gap between the two. At the same time, when the separation distance D2 is sufficiently small, the free end of the second split body 31 corresponds to the ground.
  • the equivalent model formed by the inner liner is as shown in FIG. 3C, and the capacitance C1 generated by the first split body 32 and the susceptor 1 alone cannot resonate. Moreover, the capacitance C2 generated between the first split body 32 and the lining main body 2 is much smaller than the above-mentioned capacitor C1, and at the same time, since the lower end of the first split body 32 is grounded through the susceptor 1, the lining main body 2 is opposite.
  • the reaction chamber provided by the second embodiment of the present invention is different from the first embodiment described above in that the structure of the first split body 32 and the second split body 31 are different.
  • the lining main body 2 and the second split body 31 are integrally connected; the second split body 31 is integrally connected with the first split body 32.
  • the second split body 31 is a horizontal bent portion that is bent inward from the lower end of the lining main body 2, and the free end of the horizontal bent portion is integrally connected with the outer peripheral wall of the first split body 32.
  • This also makes the inner liner form an equivalent model as shown in FIG. 3B, so that it is difficult to approach the resonance frequency of the system in the frequency of the radio frequency environment, thereby avoiding resonance of the system, thereby enhancing process stability.
  • a reaction chamber according to a third embodiment of the present invention is different from the first and second embodiments described above in that the first split body 32 and the second split body 31 have different structures.
  • the second split body 31 is integrally connected with the first split body 32, that is, the inner peripheral wall of the second split body 31 is integrally connected with the outer peripheral wall of the first split body 32, which can also form the inner liner as shown in the figure.
  • the equivalent model shown in 3B since the circuit of the lining main body 2 is further shortened, the inductance of the lining main body 2 is further reduced. Further, there is a space D3 between the outer peripheral wall of the second split body 31 and the lining main body 2, and the interval D3 should be reduced as much as possible to prevent plasma from passing through the gap therebetween.
  • the lining provided by the above various embodiments of the present invention can avoid resonance of the system by using a split structure, thereby enhancing process stability.
  • the embodiment of the present invention further provides a reaction chamber having a structure similar to that of the reaction chamber 6 shown in FIG. 3A, a susceptor 1 is disposed in the reaction chamber 6, and the present invention
  • the inner liners provided by the various embodiments described above.
  • the susceptor 1 includes a susceptor body 11, a separator 12, and a metal interface disk 13 which are disposed in this order from top to bottom, wherein the susceptor body 11 is used to carry a wafer.
  • the isolation layer 12 is made of an insulating material such as ceramic for electrically insulating the base body 11 from the metal interface disk 13.
  • the metal interface disk 13 is grounded. Further, the lower end of the first split body 32 is grounded by being electrically conducted to the metal interface disk 13.
  • the reaction chamber provided by the embodiment of the present invention can avoid resonance of the system by using the inner liner provided by the above various embodiments of the present invention, thereby enhancing process stability.
  • an embodiment of the present invention further provides a semiconductor processing apparatus including the reaction chamber provided by the above various embodiments of the present invention.
  • the semiconductor processing apparatus provided by the embodiments of the present invention can avoid resonance of the system by using the reaction chamber provided by the above various embodiments of the present invention, thereby enhancing process stability.

Abstract

Provided in the present invention are a liner, a reaction chamber and semiconductor processing equipment, the liner being disposed in the reaction chamber, and comprising: a liner main body, surroundingly disposed at an inner side of a side wall of a reaction chamber, and grounded; a first separator, surrounding a base disposed in the reaction chamber, a lower end of the first sub-body being grounded via the base; in addition, a medium ring is surroundingly disposed between an inner circumferential wall of the first separator and an outer circumferential wall of the base; and a second separator, surroundingly disposed between a lower end of the liner main body and an outer peripheral wall of the first separator. The liner provided in the present invention can prevent resonance from occurring in a system, thereby strengthening process stability.

Description

内衬、反应腔室及半导体加工设备Lining, reaction chamber and semiconductor processing equipment 技术领域Technical field
本发明涉及半导体制造技术领域,具体地,涉及一种内衬、反应腔室及半导体加工设备。The present invention relates to the field of semiconductor manufacturing technology, and in particular to a lining, a reaction chamber, and a semiconductor processing apparatus.
背景技术Background technique
在刻蚀工艺中,必须严格控制等离子体反应腔室的大量工艺参数以保持高质量的刻蚀结果。其中,腔室内部结构的优化设计对设备本身的工艺性能及工艺刻蚀结果有着决定性的作用。In the etching process, a large number of process parameters of the plasma reaction chamber must be strictly controlled to maintain high quality etching results. Among them, the optimal design of the internal structure of the chamber plays a decisive role in the process performance of the device itself and the etching result of the process.
目前,通常在刻蚀机的反应腔室内部增设有内衬,该内衬主要用于改善腔室内部等离子体的有效流动性,同时能够约束等离子体,保护腔室内壁与底部不被刻蚀。另外,增设的内衬更便于机台腔室的维护。At present, a lining is usually added inside the reaction chamber of the etching machine, and the lining is mainly used to improve the effective fluidity of the plasma inside the chamber, and at the same time, can restrain the plasma, and protect the inner wall and the bottom of the chamber from being etched. . In addition, the added lining is more convenient for the maintenance of the machine room.
现有的内衬环绕设置在反应腔室的侧壁内侧,且内衬的上端接地,内衬的下端设置有向其内侧弯折的水平弯折部和自该水平弯折部竖直向上弯折的竖直弯折部,其中,竖直弯折部环绕在基座的周围,用于改变基座及其周围环境的阻抗模型,增强了基座边缘处的电场强度,从而可以提高晶片边缘的刻蚀效率,进而可以提高晶片的刻蚀均匀性。水平弯折部用于防止等离子体自内衬与基座之间的间隙通过,进入腔室底部,以保护腔室底部不被刻蚀。The existing inner liner is disposed around the inner side of the side wall of the reaction chamber, and the upper end of the inner liner is grounded, and the lower end of the inner liner is provided with a horizontal bending portion bent toward the inner side thereof and a vertical upward portion from the horizontal bending portion a bent vertical bend, wherein a vertical bend surrounds the base for changing the impedance model of the base and its surroundings, enhancing the electric field strength at the edge of the base, thereby increasing the wafer The etching efficiency of the edge can further improve the etching uniformity of the wafer. The horizontal bend is used to prevent plasma from passing through the gap between the liner and the pedestal and entering the bottom of the chamber to protect the bottom of the chamber from being etched.
上述内衬在实际应用中不可避免地存在以下问题:The above liners inevitably have the following problems in practical applications:
由于仅内衬的上端接地,导致在射频环境中内衬的回路较长,内衬的弯折结构会呈现较大的电感特性,同时上述竖直弯折部与基座之间形成电容特性,从而内衬等效形成了如图1示出的等效模型。该等效模型的谐振频率的公式为:Since only the upper end of the lining is grounded, the inner lining loop is long in the radio frequency environment, and the bent structure of the inner lining exhibits a large inductance characteristic, and a capacitance characteristic is formed between the vertical bent portion and the pedestal. Thus the liner is equivalent to form an equivalent model as shown in FIG. The formula for the resonant frequency of this equivalent model is:
Figure PCTCN2018095437-appb-000001
Figure PCTCN2018095437-appb-000001
其中,f为谐振频率;L为等效电感,由内衬的弯折结构产生;C为等效电容,由上述竖直弯折部与基座产生。在射频环境的频率接近系统的谐振频率时,系统产生谐振,从而造成射频环境的直流自偏压突变,如图2所示,直流自偏压突然降低,出现异常曲线,从而影响工艺稳定性。Where f is the resonant frequency; L is the equivalent inductance, which is produced by the bent structure of the inner liner; C is the equivalent capacitance generated by the vertical bent portion and the base. When the frequency of the RF environment is close to the resonant frequency of the system, the system generates resonance, which causes the DC self-bias of the RF environment to be abrupt. As shown in Figure 2, the DC self-bias voltage suddenly decreases, and an abnormal curve appears, which affects the process stability.
发明内容Summary of the invention
本发明旨在至少解决现有技术中存在的技术问题之一,提出了一种内衬、反应腔室及半导体加工设备,其可以避免系统产生谐振,从而可以增强工艺稳定性。The present invention aims to at least solve one of the technical problems existing in the prior art, and proposes a lining, a reaction chamber, and a semiconductor processing apparatus, which can avoid resonance of the system, thereby enhancing process stability.
为实现本发明的目的而提供一种内衬,设置在反应腔室内,所述内衬包括:In order to achieve the object of the present invention, an inner liner is provided which is disposed in a reaction chamber, the inner liner comprising:
内衬主体,其环绕设置在所述反应腔室的侧壁内侧,且接地;a lining body disposed around the side wall of the reaction chamber and grounded;
第一分体,其环绕在设置于所述反应腔室内的基座的周围,且所述第一分体的下端通过所述基座接地;并且,在所述第一分体的内周壁与所述基座的外周壁之间环绕设置有介质环;a first split body surrounding a susceptor disposed in the reaction chamber, and a lower end of the first split body is grounded through the base; and, in an inner peripheral wall of the first split body a media ring is disposed around the outer peripheral wall of the base;
第二分体,其环绕设置在所述内衬主体的下端与所述第一分体的外周壁之间。a second body disposed between the lower end of the lining body and the outer peripheral wall of the first body.
可选的,所述第二分体与所述内衬主体连为一体。Optionally, the second split body is integrally connected with the lining main body.
可选的,所述第二分体与所述第一分体连为一体。Optionally, the second split body is integrated with the first split body.
可选的,所述内衬主体与所述第二分体连为一体;所述第二分体与所述第一分体连为一体。Optionally, the lining body is integrally connected with the second split body; the second split body is integrally connected with the first split body.
可选的,所述第一分体环的下端相对于所述第二分体的下端面竖直向下凸出。Optionally, a lower end of the first split ring protrudes vertically downward with respect to a lower end surface of the second split body.
可选的,所述第一分体的上端与所述介质环的上端相平齐;所述第一分 体的下端与所述介质环的下端相平齐。Optionally, an upper end of the first split body is flush with an upper end of the dielectric ring; a lower end of the first split body is flush with a lower end of the dielectric ring.
作为另一个技术方案,本发明还提供一种反应腔室,在所述反应腔室内设置有基座,在所述反应腔室内还设置有如本发明提供的上述内衬。As another technical solution, the present invention also provides a reaction chamber in which a susceptor is disposed, and the above-mentioned lining provided by the present invention is further disposed in the reaction chamber.
可选的,所述基座包括由上而下依次设置的基座本体、隔离层和金属接口盘,其中,所述金属接口盘接地;Optionally, the base includes a base body, an isolation layer, and a metal interface disk disposed in sequence from top to bottom, wherein the metal interface disk is grounded;
所述第一分体的下端与所述金属接口盘电导通。The lower end of the first split body is electrically connected to the metal interface disk.
可选的,所述金属接口盘包括相对于所述隔离层的外周壁凸出的第一凸台;Optionally, the metal interface disk includes a first protrusion protruding from a peripheral wall of the isolation layer;
在所述第一分体的下端设置有相对于所述第一分体的外周壁凸出的第二凸台,所述第二凸台与所述第一凸台相互叠置,且二者通过螺钉固定连接。a second boss protruding from an outer peripheral wall of the first split body is disposed at a lower end of the first split body, the second boss and the first boss are overlapped with each other, and both Secure the connection by screws.
可选的,在所述第二凸台与所述第一凸台相接触的两个表面之间设置有导电层。Optionally, a conductive layer is disposed between the two surfaces of the second boss that are in contact with the first boss.
可选的,所述导电层采用电镀的方式设置在所述第二凸台与所述第一凸台相接触的两个表面中的至少一个表面上。Optionally, the conductive layer is disposed on at least one of the two surfaces of the second protrusion contacting the first boss by electroplating.
作为另一个技术方案,本发明还提供一种半导体加工设备,包括本发明提供的上述反应腔室。As another technical solution, the present invention also provides a semiconductor processing apparatus comprising the above reaction chamber provided by the present invention.
本发明具有以下有益效果:The invention has the following beneficial effects:
本发明提供的内衬,其包括内衬主体、第一分体和第二分体,其中,内衬主体环绕设置在反应腔室的侧壁内侧,且接地。第一分体环绕在基座的周围,且该第一分体的下端通过该基座接地,并且在第一分体的内周壁与基座的外周壁之间设置有介质环。第二分体设置在内衬的下端与第一分体的外周壁之间,用于防止等离子体自二者之间的间隙通过。由于第一分体的下端通过基座接地,仅靠该第一分体与基座产生的电容无法产生谐振。此外,第一分体与内衬主体之间产生的电容的量级远小于第一分体与基座产生的电容,同时由于上述第一分体的下端接地,使得内衬产生的电感较小,从而根据谐 振频率的公式可知,系统的谐振频率大大增加,使得射频环境的频率很难接近系统的谐振频率,进而避免了系统产生谐振,从而可以增强工艺稳定性。The invention provides an inner liner comprising a liner main body, a first split body and a second split body, wherein the liner main body is disposed around the side wall of the reaction chamber and is grounded. The first split body surrounds the base, and the lower end of the first split body is grounded through the base, and a medium ring is disposed between the inner peripheral wall of the first split body and the outer peripheral wall of the base. The second split body is disposed between the lower end of the inner liner and the outer peripheral wall of the first split body for preventing plasma from passing through the gap therebetween. Since the lower end of the first split body is grounded through the base, the capacitance generated by the first split body and the base alone cannot resonate. In addition, the capacitance generated between the first body and the body of the lining is much smaller than the capacitance generated by the first body and the pedestal, and the inductance of the lining is small due to the grounding of the lower end of the first body. Therefore, according to the formula of the resonant frequency, the resonant frequency of the system is greatly increased, so that the frequency of the radio frequency environment is difficult to approach the resonant frequency of the system, thereby avoiding resonance of the system, thereby enhancing process stability.
本发明提供的反应腔室,其通过采用本发明提供的上述内衬,可以避免系统产生谐振,从而可以增强工艺稳定性。The present invention provides a reaction chamber which can avoid resonance of the system by using the above-mentioned inner liner provided by the present invention, thereby enhancing process stability.
本发明提供的半导体加工设备,其通过采用本发明提供的上述反应腔室,可以避免系统产生谐振,从而可以增强工艺稳定性。The semiconductor processing apparatus provided by the present invention can avoid resonance of the system by using the above-mentioned reaction chamber provided by the present invention, thereby enhancing process stability.
附图说明DRAWINGS
图1为现有的内衬等效形成的等效模型图;1 is an equivalent model diagram of an equivalent formation of a conventional liner;
图2为采用现有的内衬获得的自偏压的曲线图;Figure 2 is a graph of self-bias obtained using an existing liner;
图3A为本发明第一实施例采用的反应腔室的剖视图;Figure 3A is a cross-sectional view of a reaction chamber employed in a first embodiment of the present invention;
图3B为本发明第一实施例提供的内衬的剖视图;Figure 3B is a cross-sectional view of the inner liner according to the first embodiment of the present invention;
图3C为本发明第一实施例提供的内衬形成的等效模型图;3C is an equivalent model diagram of the formation of the inner liner according to the first embodiment of the present invention;
图4为本发明第二实施例提供的内衬的剖视图;Figure 4 is a cross-sectional view of a liner provided by a second embodiment of the present invention;
图5为本发明第三实施例提供的内衬的剖视图;Figure 5 is a cross-sectional view of a liner provided by a third embodiment of the present invention;
图6A为本发明第四实施例提供的反应腔室的内衬的剖视图;6A is a cross-sectional view of a liner of a reaction chamber according to a fourth embodiment of the present invention;
图6B为图6A中I区域的放大图。Fig. 6B is an enlarged view of the area I in Fig. 6A.
具体实施方式Detailed ways
为使本领域的技术人员更好地理解本发明的技术方案,下面结合附图来对本发明提供的内衬、反应腔室及半导体加工设备进行详细描述。In order to enable those skilled in the art to better understand the technical solutions of the present invention, the lining, the reaction chamber and the semiconductor processing apparatus provided by the present invention are described in detail below with reference to the accompanying drawings.
请一并参阅图3A和图3B,本发明第一实施例提供一种内衬,其设置在反应腔室6内,该反应腔室6内还设置有基座1,用于承载被加工工件,且基座1接地。内衬包括内衬主体2、第一分体32和第二分体31。其中,内衬主体2环绕设置在反应腔室6的侧壁内侧,且接地,在本实施例中,内衬主体2的上端与反应腔室6的侧壁连接,且电导通,并且反应腔室6的侧壁接 地,从而实现内衬主体2接地。Referring to FIG. 3A and FIG. 3B together, a first embodiment of the present invention provides an inner liner disposed in the reaction chamber 6. The reaction chamber 6 is further provided with a base 1 for carrying the workpiece to be processed. And the base 1 is grounded. The inner liner includes a liner main body 2, a first split body 32, and a second split body 31. Wherein, the lining main body 2 is disposed around the side wall of the reaction chamber 6 and is grounded. In this embodiment, the upper end of the lining main body 2 is connected to the side wall of the reaction chamber 6, and is electrically connected, and the reaction chamber The side wall of the chamber 6 is grounded to achieve grounding of the lining body 2.
第一分体32环绕在基座1的周围,且第一分体32的下端通过基座1接地,并且在第一分体32的内周壁与基座1的外周壁之间的间隔D1中设置有介质环4。第二分体31设置在内衬主体2的下端与第一分体32的外周壁之间,用于防止等离子体自内衬主体2与第一分体32之间的间隙通过,扩散至反应腔室6的底部。The first split body 32 surrounds the base 1 and the lower end of the first split body 32 is grounded through the base 1 and in the space D1 between the inner peripheral wall of the first split body 32 and the outer peripheral wall of the base 1 A media ring 4 is provided. The second split body 31 is disposed between the lower end of the inner liner main body 2 and the outer peripheral wall of the first split body 32 for preventing plasma from passing through the gap between the inner liner main body 2 and the first split body 32, and diffusing to the reaction The bottom of the chamber 6.
由于基座1的表面与等离子体鞘层之间会呈现电容效应,并产生电场,该电场在基座1的边缘处会向外扭曲而造成场强减小,从而使得晶片边缘的刻蚀效率降低。为此,通过设置上述第一分体32,同时在第一分体32的内周壁与基座1的外周壁之间设置有介质环4,可以使第一分体32与基座1产生的电容为C1,这可以改变基座1及其周围环境的阻抗模型,增强了基座边缘处的电场强度,从而可以提高晶片边缘的刻蚀效率,进而增大晶片的刻蚀均匀性。上述介质环4可以起到增大电容C1的作用,该介质环4例如可以采用陶瓷制作。Since the surface of the susceptor 1 and the plasma sheath exhibit a capacitive effect and generate an electric field, the electric field is twisted outward at the edge of the susceptor 1 to cause a reduction in field strength, thereby causing etching efficiency at the edge of the wafer. reduce. To this end, the first split body 32 and the base 1 can be produced by providing the first split body 32 while providing the medium ring 4 between the inner peripheral wall of the first split body 32 and the outer peripheral wall of the base 1. The capacitance is C1, which can change the impedance model of the susceptor 1 and its surrounding environment, and enhance the electric field strength at the edge of the pedestal, thereby improving the etching efficiency of the wafer edge and thereby increasing the etch uniformity of the wafer. The dielectric ring 4 described above can function to increase the capacitance C1, which can be made, for example, of ceramic.
在实际应用中,根据第一分体32和第二分体31各自的作用,第一分体32的径向厚度远小于其轴向长度,即,第一分体32呈筒状,以保证其与基座1之间形成电容效应。至于第二分体31,其径向厚度应保证其能够遮挡内衬主体2的下端与第一分体32的外周壁之间的间隙。可选的,第二分体31为环形板体。In practical applications, according to the respective roles of the first split body 32 and the second split body 31, the radial thickness of the first split body 32 is much smaller than the axial length thereof, that is, the first split body 32 has a cylindrical shape to ensure It forms a capacitive effect with the susceptor 1. As for the second split body 31, its radial thickness is such that it can block the gap between the lower end of the lining main body 2 and the outer peripheral wall of the first split body 32. Optionally, the second split body 31 is an annular plate body.
可选的,第一分体32的下端相对于第二分体31的下端面竖直向下凸出,以便于实现接地。Optionally, the lower end of the first split body 32 protrudes vertically downward with respect to the lower end surface of the second split body 31 to facilitate grounding.
另外,可选的,第一分体32的上端与介质环4的上端相平齐;第一分体32的下端与介质环4的下端相平齐,以增大第一分体32与基座1产生的电容C1。In addition, optionally, the upper end of the first split body 32 is flush with the upper end of the dielectric ring 4; the lower end of the first split body 32 is flush with the lower end of the dielectric ring 4 to increase the first split 32 and the base. Block 1 produces a capacitor C1.
在本实施例中,第二分体31与内衬主体2连为一体,换言之,第二分 体31是内衬主体2的下端向内侧弯折形成的水平弯折部。并且,第二分体31的自由端与第一分体32的外周壁相互间隔,且间隔距离为D2,从而实现第一分体32与内衬主体2相分离。需要说明的是,上述第二分体31的自由端与第一分体32的外周壁之间的间隔距离D2应尽可能地减小,以能够防止等离子体自二者之间的间隙通过,同时在该间隔距离D2足够小时,第二分体31的自由端相当于接地。In the present embodiment, the second split body 31 is integrally formed with the lining main body 2, in other words, the second split body 31 is a horizontal bent portion formed by bending the lower end of the lining main body 2 inward. Further, the free ends of the second split body 31 are spaced apart from the outer peripheral wall of the first split body 32 by a distance D2, thereby achieving separation of the first split body 32 from the lining main body 2. It should be noted that the separation distance D2 between the free end of the second split body 31 and the outer peripheral wall of the first split body 32 should be reduced as much as possible to prevent plasma from passing through the gap between the two. At the same time, when the separation distance D2 is sufficiently small, the free end of the second split body 31 corresponds to the ground.
由于第一分体32的下端通过基座1接地,内衬形成的等效模型如图3C所示,仅靠第一分体32与基座1产生的电容C1无法产生谐振。而且,第一分体32与内衬主体2之间产生的电容C2的量级远小于上述电容C1,同时由于上述第一分体32的下端通过基座1接地,相当于内衬主体2相对于现有技术没有竖直弯折部,从而产生的电感较小,从而根据谐振频率的公式可知,由于上述电容C2和电感大大减小,使得系统的谐振频率大大增加,从而射频环境的频率很难接近系统的谐振频率,进而避免了系统产生谐振,从而可以增强工艺稳定性。Since the lower end of the first split body 32 is grounded through the susceptor 1, the equivalent model formed by the inner liner is as shown in FIG. 3C, and the capacitance C1 generated by the first split body 32 and the susceptor 1 alone cannot resonate. Moreover, the capacitance C2 generated between the first split body 32 and the lining main body 2 is much smaller than the above-mentioned capacitor C1, and at the same time, since the lower end of the first split body 32 is grounded through the susceptor 1, the lining main body 2 is opposite. In the prior art, there is no vertical bending portion, so that the inductance is small, so that according to the formula of the resonance frequency, since the capacitance C2 and the inductance are greatly reduced, the resonance frequency of the system is greatly increased, and the frequency of the radio frequency environment is very high. It is difficult to access the resonant frequency of the system, which in turn avoids resonance in the system and thus enhances process stability.
请参阅图4,本发明第二实施例提供的反应腔室,其与上述第一实施例相比,其区别仅在于:第一分体32和第二分体31的结构不同。Referring to FIG. 4, the reaction chamber provided by the second embodiment of the present invention is different from the first embodiment described above in that the structure of the first split body 32 and the second split body 31 are different.
具体地,内衬主体2与第二分体31连为一体;第二分体31与第一分体32连为一体。其中,第二分体31是自内衬主体2的下端向内侧弯折形成的水平弯折部,该水平弯折部的自由端与第一分体32的外周壁连为一体。这同样可以使内衬形成如图3B所示的等效模型,从而可以射频环境的频率很难接近系统的谐振频率,进而避免了系统产生谐振,从而可以增强工艺稳定性。Specifically, the lining main body 2 and the second split body 31 are integrally connected; the second split body 31 is integrally connected with the first split body 32. The second split body 31 is a horizontal bent portion that is bent inward from the lower end of the lining main body 2, and the free end of the horizontal bent portion is integrally connected with the outer peripheral wall of the first split body 32. This also makes the inner liner form an equivalent model as shown in FIG. 3B, so that it is difficult to approach the resonance frequency of the system in the frequency of the radio frequency environment, thereby avoiding resonance of the system, thereby enhancing process stability.
请参阅图5,本发明第三实施例提供的反应腔室,其与上述第一、第二实施例相比,其区别仅在于:第一分体32和第二分体31的结构不同。Referring to FIG. 5, a reaction chamber according to a third embodiment of the present invention is different from the first and second embodiments described above in that the first split body 32 and the second split body 31 have different structures.
具体地,第二分体31与第一分体32连为一体,即,第二分体31的内周壁与第一分体32的外周壁连为一体,这同样可以使内衬形成如图3B所示 的等效模型。而且,由于内衬主体2的回路进一步缩短,因此进一步减小了内衬主体2的电感。另外,第二分体31的外周壁与内衬主体2之间具有间隔D3,该间隔D3应尽可能地减小,以能够防止等离子体自二者之间的间隙通过。Specifically, the second split body 31 is integrally connected with the first split body 32, that is, the inner peripheral wall of the second split body 31 is integrally connected with the outer peripheral wall of the first split body 32, which can also form the inner liner as shown in the figure. The equivalent model shown in 3B. Moreover, since the circuit of the lining main body 2 is further shortened, the inductance of the lining main body 2 is further reduced. Further, there is a space D3 between the outer peripheral wall of the second split body 31 and the lining main body 2, and the interval D3 should be reduced as much as possible to prevent plasma from passing through the gap therebetween.
综上所述,本发明上述各个实施例提供的内衬,其通过采用分体式结构,可以避免系统产生谐振,从而可以增强工艺稳定性。In summary, the lining provided by the above various embodiments of the present invention can avoid resonance of the system by using a split structure, thereby enhancing process stability.
作为另一个技术方案,本发明实施例还提供一种反应腔室,其结构与图3A示出的反应腔室6的结构相类似,在反应腔室6内设置有基座1,以及本发明上述各个实施例提供的内衬。As another technical solution, the embodiment of the present invention further provides a reaction chamber having a structure similar to that of the reaction chamber 6 shown in FIG. 3A, a susceptor 1 is disposed in the reaction chamber 6, and the present invention The inner liners provided by the various embodiments described above.
在本实施例中,如图6A所示,基座1包括由上而下依次设置的基座本体11、隔离层12和金属接口盘13,其中,基座本体11用于承载晶片。隔离层12采用陶瓷等绝缘材料制作,用于将基座本体11与金属接口盘13电绝缘。金属接口盘13接地。并且,第一分体32的下端通过与金属接口盘13电导通而接地。In the present embodiment, as shown in FIG. 6A, the susceptor 1 includes a susceptor body 11, a separator 12, and a metal interface disk 13 which are disposed in this order from top to bottom, wherein the susceptor body 11 is used to carry a wafer. The isolation layer 12 is made of an insulating material such as ceramic for electrically insulating the base body 11 from the metal interface disk 13. The metal interface disk 13 is grounded. Further, the lower end of the first split body 32 is grounded by being electrically conducted to the metal interface disk 13.
为了保证第一分体32的下端与金属接口盘13电导通良好,如图6B所示,金属接口盘13包括相对于隔离层12的外周壁凸出的第一凸台131;并且,在第一分体32的下端设置有相对于第一分体32的外周壁凸出的第二凸台321,该第二凸台321与第一凸台131相互叠置,且二者通过螺钉5固定连接。借助第二凸台321与第一凸台131,可以增大第一分体32与金属接口盘13的接触面积,从而保证第一分体32的下端与金属接口盘13电导通良好。In order to ensure that the lower end of the first split body 32 is electrically connected to the metal interface disk 13, as shown in FIG. 6B, the metal interface disk 13 includes a first boss 131 protruding from the outer peripheral wall of the isolation layer 12; The lower end of the split body 32 is provided with a second boss 321 protruding from the outer peripheral wall of the first split body 32. The second boss 321 and the first boss 131 are overlapped with each other, and the two are fixed by screws 5. connection. By the second boss 321 and the first boss 131, the contact area of the first split body 32 and the metal interface disk 13 can be increased, thereby ensuring good electrical conduction between the lower end of the first split body 32 and the metal interface disk 13.
进一步优选的,在第二凸台321与第一凸台131相接触的两个表面之间设置有导电层(图中未示出),用于使第二凸台321与第一凸台131接触良好。具体地,上述导电层可以采用电镀的方式设置在第二凸台321与第一凸台131相接触的两个表面中的至少一个表面上,即,上述导电层可以电镀在第二凸台321的下表面,和/或第一凸台131的上表面。Further preferably, a conductive layer (not shown) is disposed between the two surfaces of the second boss 321 in contact with the first boss 131 for making the second boss 321 and the first boss 131 Good contact. Specifically, the conductive layer may be disposed on at least one of the two surfaces of the second protrusion 321 contacting the first boss 131 by electroplating, that is, the conductive layer may be plated on the second protrusion 321 The lower surface, and/or the upper surface of the first boss 131.
本发明实施例提供的反应腔室,其通过采用本发明上述各个实施例提供的内衬,可以避免系统产生谐振,从而可以增强工艺稳定性。The reaction chamber provided by the embodiment of the present invention can avoid resonance of the system by using the inner liner provided by the above various embodiments of the present invention, thereby enhancing process stability.
作为另一个技术方案,本发明实施例还提供一种半导体加工设备,该半导体加工设备包括本发明上述各个实施例提供的反应腔室。As another technical solution, an embodiment of the present invention further provides a semiconductor processing apparatus including the reaction chamber provided by the above various embodiments of the present invention.
本发明实施例提供的半导体加工设备,其通过采用本发明上述各个实施例提供的反应腔室,可以避免系统产生谐振,从而可以增强工艺稳定性。The semiconductor processing apparatus provided by the embodiments of the present invention can avoid resonance of the system by using the reaction chamber provided by the above various embodiments of the present invention, thereby enhancing process stability.
可以理解的是,以上实施方式仅仅是为了说明本发明的原理而采用的示例性实施方式,然而本发明并不局限于此。对于本领域内的普通技术人员而言,在不脱离本发明的精神和实质的情况下,可以做出各种变型和改进,这些变型和改进也视为本发明的保护范围。It is to be understood that the above embodiments are merely exemplary embodiments employed to explain the principles of the invention, but the invention is not limited thereto. Various modifications and improvements can be made by those skilled in the art without departing from the spirit and scope of the invention, and such modifications and improvements are also considered to be within the scope of the invention.

Claims (12)

  1. 一种内衬,设置在反应腔室内,其特征在于,所述内衬包括:An inner liner disposed in the reaction chamber, wherein the inner liner comprises:
    内衬主体,其环绕设置在所述反应腔室的侧壁内侧,且接地;a lining body disposed around the side wall of the reaction chamber and grounded;
    第一分体,其环绕在设置于所述反应腔室内的基座的周围,且所述第一分体的下端通过所述基座接地;并且,在所述第一分体的内周壁与所述基座的外周壁之间环绕设置有介质环;a first split body surrounding a susceptor disposed in the reaction chamber, and a lower end of the first split body is grounded through the base; and, in an inner peripheral wall of the first split body a media ring is disposed around the outer peripheral wall of the base;
    第二分体,其环绕设置在所述内衬主体的下端与所述第一分体的外周壁之间。a second body disposed between the lower end of the lining body and the outer peripheral wall of the first body.
  2. 根据权利要求1所述的内衬,其特征在于,所述第二分体与所述内衬主体连为一体。The liner of claim 1 wherein said second body is integral with said liner body.
  3. 根据权利要求1所述的内衬,其特征在于,所述第二分体与所述第一分体连为一体。The liner of claim 1 wherein said second body is integral with said first body.
  4. 根据权利要求1所述的内衬,其特征在于,所述内衬主体与所述第二分体连为一体;所述第二分体与所述第一分体连为一体。The lining of claim 1 wherein said lining body is integral with said second body; said second body being integral with said first body.
  5. 根据权利要求2-4任意一项所述的内衬,其特征在于,所述第一分体环的下端相对于所述第二分体的下端面竖直向下凸出。The inner liner according to any one of claims 2 to 4, wherein a lower end of the first split ring projects vertically downward with respect to a lower end surface of the second split body.
  6. 根据权利要求1-4任意一项所述的内衬,其特征在于,所述第一分体的上端与所述介质环的上端相平齐;所述第一分体的下端与所述介质环的下端相平齐。The inner liner according to any one of claims 1 to 4, wherein an upper end of the first split body is flush with an upper end of the medium ring; a lower end of the first split body and the medium The lower ends of the rings are flush.
  7. 一种反应腔室,在所述反应腔室内设置有基座,其特征在于,在所 述反应腔室内还设置有如权利要求1-6任意一项所述的内衬。A reaction chamber in which a susceptor is provided, wherein a lining according to any one of claims 1 to 6 is further provided in the reaction chamber.
  8. 根据权利要求7所述的反应腔室,其特征在于,所述基座包括由上而下依次设置的基座本体、隔离层和金属接口盘,其中,所述金属接口盘接地;The reaction chamber according to claim 7, wherein the base comprises a base body, an isolation layer and a metal interface disk disposed in order from top to bottom, wherein the metal interface disk is grounded;
    所述第一分体的下端与所述金属接口盘电导通。The lower end of the first split body is electrically connected to the metal interface disk.
  9. 根据权利要求8所述的反应腔室,其特征在于,所述金属接口盘包括相对于所述隔离层的外周壁凸出的第一凸台;The reaction chamber according to claim 8, wherein said metal interface disk comprises a first boss projecting with respect to a peripheral wall of said spacer layer;
    在所述第一分体的下端设置有相对于所述第一分体的外周壁凸出的第二凸台,所述第二凸台与所述第一凸台相互叠置,且二者通过螺钉固定连接。a second boss protruding from an outer peripheral wall of the first split body is disposed at a lower end of the first split body, the second boss and the first boss are overlapped with each other, and both Secure the connection by screws.
  10. 根据权利要求9所述的反应腔室,其特征在于,在所述第二凸台与所述第一凸台相接触的两个表面之间设置有导电层。The reaction chamber according to claim 9, wherein a conductive layer is disposed between the two surfaces of the second boss that are in contact with the first boss.
  11. 根据权利要求10所述的反应腔室,其特征在于,所述导电层采用电镀的方式设置在所述第二凸台与所述第一凸台相接触的两个表面中的至少一个表面上。The reaction chamber according to claim 10, wherein said conductive layer is plated on at least one of two surfaces of said second boss that is in contact with said first boss .
  12. 一种半导体加工设备,其特征在于,包括权利要求7-11任意一项所述的反应腔室。A semiconductor processing apparatus comprising the reaction chamber of any of claims 7-11.
PCT/CN2018/095437 2017-08-17 2018-07-12 Liner, reaction chamber and semiconductor processing equipment WO2019033878A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US16/638,688 US20210193434A1 (en) 2017-08-17 2018-07-12 Liner, reaction chamber and semiconductor processing equipment
SG11202001343SA SG11202001343SA (en) 2017-08-17 2018-07-12 Liner, reaction chamber, and semiconductor processing device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201710708391.6 2017-08-17
CN201721033212.5U CN207183210U (en) 2017-08-17 2017-08-17 Reaction chamber and semiconductor processing equipment
CN201721033212.5 2017-08-17
CN201710708391.6A CN107578975B (en) 2017-08-17 2017-08-17 Reaction chamber and semiconductor processing equipment

Publications (1)

Publication Number Publication Date
WO2019033878A1 true WO2019033878A1 (en) 2019-02-21

Family

ID=65362125

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/095437 WO2019033878A1 (en) 2017-08-17 2018-07-12 Liner, reaction chamber and semiconductor processing equipment

Country Status (3)

Country Link
US (1) US20210193434A1 (en)
SG (1) SG11202001343SA (en)
WO (1) WO2019033878A1 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1505695A (en) * 2001-03-30 2004-06-16 ��ķ�о����޹�˾ Cerium oxide containing ceramic components and coatings in semiconductor processing equipment
US20070238307A1 (en) * 2006-03-13 2007-10-11 Tokyo Electron Limited Processing apparatus and lid opening/closing mechanism
CN103402299A (en) * 2008-04-07 2013-11-20 应用材料公司 Lower liner with integrated flow equalizer and improved conductance
CN106783490A (en) * 2015-11-23 2017-05-31 北京北方微电子基地设备工艺研究中心有限责任公司 Liner grounding assembly, reaction chamber and semiconductor processing equipment
CN107578975A (en) * 2017-08-17 2018-01-12 北京北方华创微电子装备有限公司 Reaction chamber and semiconductor processing equipment
CN207183210U (en) * 2017-08-17 2018-04-03 北京北方华创微电子装备有限公司 Reaction chamber and semiconductor processing equipment

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5641375A (en) * 1994-08-15 1997-06-24 Applied Materials, Inc. Plasma etching reactor with surface protection means against erosion of walls
EP0821395A3 (en) * 1996-07-19 1998-03-25 Tokyo Electron Limited Plasma processing apparatus
US6273022B1 (en) * 1998-03-14 2001-08-14 Applied Materials, Inc. Distributed inductively-coupled plasma source
US6170429B1 (en) * 1998-09-30 2001-01-09 Lam Research Corporation Chamber liner for semiconductor process chambers
JP3606198B2 (en) * 2000-12-14 2005-01-05 株式会社日立製作所 Plasma processing equipment
US20040027781A1 (en) * 2002-08-12 2004-02-12 Hiroji Hanawa Low loss RF bias electrode for a plasma reactor with enhanced wafer edge RF coupling and highly efficient wafer cooling
US7938931B2 (en) * 2006-05-24 2011-05-10 Lam Research Corporation Edge electrodes with variable power
US20090188625A1 (en) * 2008-01-28 2009-07-30 Carducci James D Etching chamber having flow equalizer and lower liner
US8485128B2 (en) * 2010-06-30 2013-07-16 Lam Research Corporation Movable ground ring for a plasma processing chamber

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1505695A (en) * 2001-03-30 2004-06-16 ��ķ�о����޹�˾ Cerium oxide containing ceramic components and coatings in semiconductor processing equipment
US20070238307A1 (en) * 2006-03-13 2007-10-11 Tokyo Electron Limited Processing apparatus and lid opening/closing mechanism
CN103402299A (en) * 2008-04-07 2013-11-20 应用材料公司 Lower liner with integrated flow equalizer and improved conductance
CN106783490A (en) * 2015-11-23 2017-05-31 北京北方微电子基地设备工艺研究中心有限责任公司 Liner grounding assembly, reaction chamber and semiconductor processing equipment
CN107578975A (en) * 2017-08-17 2018-01-12 北京北方华创微电子装备有限公司 Reaction chamber and semiconductor processing equipment
CN207183210U (en) * 2017-08-17 2018-04-03 北京北方华创微电子装备有限公司 Reaction chamber and semiconductor processing equipment

Also Published As

Publication number Publication date
US20210193434A1 (en) 2021-06-24
SG11202001343SA (en) 2020-03-30

Similar Documents

Publication Publication Date Title
JP4904202B2 (en) Plasma reactor
US10984993B2 (en) Plasma processing apparatus
KR101406676B1 (en) Inductively coupled plasma processing apparatus
TWI690973B (en) Lining, reaction chamber and semiconductor processing equipment
WO2019062573A1 (en) Process chamber and capacitively coupled plasma apparatus
TWI736592B (en) Process kit and plasma chamber comprising the same
JP5970268B2 (en) Plasma processing apparatus and processing method
JP2003505855A (en) Chamber liner for semiconductor processing room
CN106898534A (en) Plasma confinement ring, plasma processing apparatus and processing method for substrate
US20150243483A1 (en) Tunable rf feed structure for plasma processing
JP4137419B2 (en) Plasma processing equipment
JP2013258307A (en) Plasma processing apparatus, plasma generating apparatus, antenna structure, and plasma generating method
JP6769127B2 (en) Plasma processing equipment
US11387134B2 (en) Process kit for a substrate support
TWI725336B (en) Lower electrode assembly and process chamber
CN207183210U (en) Reaction chamber and semiconductor processing equipment
CN108573847B (en) Reaction chamber and semiconductor processing equipment
WO2019033878A1 (en) Liner, reaction chamber and semiconductor processing equipment
JP3718093B2 (en) Semiconductor manufacturing equipment
CN107301943A (en) Faraday shield and reaction chamber
US20220344134A1 (en) Process kit for a substrate support
KR101253297B1 (en) Inductively coupled plasma antenna and Plasma processing apparatus using the same
TW201338090A (en) Electrostatic sucking disc
CN108573845B (en) Reaction chamber and semiconductor processing equipment
CN207183209U (en) Faraday shield and reaction chamber

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18847059

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18847059

Country of ref document: EP

Kind code of ref document: A1