WO2018233334A1 - Procédé et appareil de traitement d'informations, dispositif de communication et système de communication - Google Patents

Procédé et appareil de traitement d'informations, dispositif de communication et système de communication Download PDF

Info

Publication number
WO2018233334A1
WO2018233334A1 PCT/CN2018/079909 CN2018079909W WO2018233334A1 WO 2018233334 A1 WO2018233334 A1 WO 2018233334A1 CN 2018079909 W CN2018079909 W CN 2018079909W WO 2018233334 A1 WO2018233334 A1 WO 2018233334A1
Authority
WO
WIPO (PCT)
Prior art keywords
sequence
bit sequence
communication device
starting position
bit
Prior art date
Application number
PCT/CN2018/079909
Other languages
English (en)
Chinese (zh)
Inventor
马亮
曾歆
郑晨
刘晓健
魏岳军
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CN201710719562.5A external-priority patent/CN109150420B/zh
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Priority to JP2019529838A priority Critical patent/JP6915061B2/ja
Priority to EP18820660.1A priority patent/EP3540998B1/fr
Priority to BR112019009264A priority patent/BR112019009264A2/pt
Priority to US16/234,138 priority patent/US10425191B2/en
Publication of WO2018233334A1 publication Critical patent/WO2018233334A1/fr
Priority to US16/563,545 priority patent/US11070316B2/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems

Definitions

  • Embodiments of the present invention relate to the field of communications, and in particular, to a method, an apparatus, a communication device, and a communication system for information processing.
  • Hybrid Automatic Repeat Request (HARQ) technology is an important technology in wireless communication systems, which can improve the reliability of data links.
  • Low density parity check (LDPC) code is a kind of linear block coding with sparse check matrix, which has the characteristics of flexible structure and low decoding complexity. Because it uses a partially parallel iterative decoding algorithm, it has a higher throughput than the traditional Turbo code.
  • the LDPC code is considered to be the next-generation error correction code of the communication system, and can be used to improve the reliability and power utilization of channel transmission; and can be widely applied to space communication, optical fiber communication, personal communication systems, ADSL, and magnetic recording equipment. At present, LDPC codes have been considered as one of channel coding methods in the fifth generation mobile communication.
  • the communication device performs rate matching on the channel coding to adjust the code rate of the coding block, and obtains a bit sequence to be transmitted to match the decoding code rate.
  • the communication device may also perform bit puncturing to improve the code rate of the LDPC code block generated by the coding when the rate is matched, or perform bit repetition to reduce the code rate for the LDPC code block generated by the coding when the rate is matched.
  • the communication device at the transmitting end selects the bit sequence to be transmitted in the rate matching step, and performs processing after interleaving, mapping, etc., and then sends the bit sequence to the receiving end communication device.
  • the receiving end communication device combines the soft value of the bit sequence and the saved soft channel bit to obtain a coded block.
  • Embodiments of the present invention provide a method, an apparatus, a communication device, and a communication system for information processing, which can improve HARQ performance.
  • a method for information processing in a communication system comprising:
  • the buffer sequence W comprises a bit sequence D or a part of a bit sequence D, the bit sequence D being K D bits in length,
  • An output bit sequence is determined from the cache sequence W based on the starting position k 0 .
  • a method for information processing in a communication system including:
  • the buffer sequence W comprises a soft value sequence of the bit sequence D or a part of the soft value sequence of the bit sequence D, the soft value of the bit sequence D
  • the sequence length is K D ;
  • the soft bit sequence is combined and saved in the cache sequence W starting based on the start position k 0 .
  • k 0 takes the value p k and p k is One of them, 0 ⁇ k ⁇ k max , and 0 ⁇ p k ⁇ N CB , p k is an integer, k is an integer, N CB is the length of the buffer sequence W, and k max is an integer greater than or equal to 4;
  • the soft sequence length of the bit sequence D is K D
  • the bit sequence D is a bit sequence obtained by encoding the bit sequence C of length K based on the low density parity check LDPC matrix
  • the bit sequence D is obtained by truncating s 0 bits in a bit sequence obtained by encoding a bit sequence C of length K based on a low density parity check LDPC matrix.
  • the output bit sequence determined by the above implementation may reduce the number of repeated bits and reduce the loss of decoding performance.
  • k max 2 n , n is an integer greater than or equal to 2.
  • k max 4, if N CB ⁇ K D , and k>0, p k ⁇ (p 0 +K), or , p k ⁇ (p 0 -s 0 +K);
  • the number of truncated bits s 0 n ⁇ r, where n is a positive integer.
  • r z
  • z is the spreading factor of the LDPC matrix.
  • r can be R subblock .
  • the starting position k 0 is determined based on a number rv idx of a redundancy version starting position.
  • the starting position k 0 can also be obtained according to the parameter of the redundancy version starting position number rv idx .
  • the redundancy version start location number rv idx can be obtained by signaling.
  • the number rv idx of the redundancy version start position may be acquired based on the number order of the redundancy version start position and the number of transmissions i.
  • the numbering order of the starting position of the redundancy version is read from the memory, or the numbering order of the starting position of the redundancy version is determined based on the initial transmission rate, or the redundancy version is The numbering order of the starting position is determined based on the length of the output bit sequence and the spreading factor z.
  • a communication apparatus can include a module for performing any of the possible implementations of the first aspect of the method design described above.
  • the module can be software and/or hardware.
  • the communication device provided by the third aspect comprises an obtaining unit for acquiring a starting position k 0 of the output bit sequence in the buffer sequence W, and a determining unit for determining from the starting position k 0 An output bit sequence is determined in the buffer sequence W.
  • the apparatus may be used to perform the method described in any of the possible implementations of the first aspect above, with particular reference to the description of the above aspects.
  • the acquisition unit and the determination unit may be one or more processors.
  • the communication device further includes a transceiver unit for inputting/outputting signals.
  • a transceiver unit for inputting/outputting signals.
  • it is used to output a signal corresponding to a sequence of output bits.
  • the transceiver unit may be a transceiver or a transceiver, or may be an input/output circuit or a communication interface.
  • the communication device can be a terminal or a base station or a network device, and its transceiver unit can be a transceiver or a transceiver.
  • the communication device can also be a chip, and its transceiver component can be an input/output circuit of the chip.
  • a communication apparatus can include a module for performing any of the possible implementations of the second aspect of the method design described above.
  • the module can be software and/or hardware.
  • the communication device provided by the fourth aspect includes, for example, an obtaining unit for acquiring a starting position of the soft bit sequence in the buffer sequence W; and a processing unit, configured to start based on the starting position k 0 The soft bit sequence is combined and saved in the cache sequence W.
  • the apparatus may be used to perform the method described in any of the possible implementations of the second aspect above, with particular reference to the description of the above aspects.
  • the acquisition unit and processing unit may be one or more processors.
  • the communication device may further include a transceiver unit, where the transceiver unit is used for input/output of signals. For example, for receiving a signal containing a soft bit sequence.
  • the transceiver unit may be a transceiver or a transceiver, or may be an input/output circuit or a communication interface.
  • the communication device can be a terminal or a base station or a network device, and its transceiver unit can be a transceiver or a transceiver.
  • the communication device can also be a chip, and its transceiver component can be an input/output circuit of the chip.
  • a communication device in a fifth aspect, includes one or more processors.
  • one or more of the processors may implement the functionality of any of the first aspect and the first aspect.
  • the processor can implement other functions in addition to the functions described in the first aspect and any one of the first aspects.
  • one or more of the processors may implement the functionality of any of the second and second aspects.
  • the processor can implement other functions in addition to the functions described in any of the second aspect and the second aspect.
  • the communication device provided by the fifth aspect may further include a transceiver and an antenna.
  • the communication apparatus provided in the foregoing third to fifth aspects may further include a device for generating a transport block CRC, a device for code block splitting and CRC check, an encoder, an interleaver for interleaving, or A modulator or the like for modulation processing.
  • a device for generating a transport block CRC a device for code block splitting and CRC check
  • an encoder a device for code block splitting and CRC check
  • an encoder for interleaving
  • an interleaver for interleaving
  • a modulator or the like for modulation processing the functionality of these devices can be implemented by one or more processors.
  • the communication apparatus provided in the above third to fifth aspects may further include a demodulator for demodulation operation, a deinterleaver for deinterleaving, a decoder, and the like.
  • a demodulator for demodulation operation e.g., a demodulator for demodulation operation
  • a deinterleaver for deinterleaving e.g., a decoder
  • the functionality of these devices can be implemented by one or more processors in one possible design.
  • an embodiment of the present invention provides a communication system, where the system includes the communication device of any one of the foregoing fifth aspect.
  • an embodiment of the present invention provides a computer storage medium having stored thereon a program, and when executed, causes a computer to perform the method described in the above aspect.
  • Yet another aspect of the present application provides a computer program product comprising instructions which, when run on a computer, cause the computer to perform the methods described in the various aspects above.
  • the method, device, communication device and communication system of the information processing according to the embodiments of the present invention can improve HARQ performance.
  • 1 is a schematic diagram of a base matrix of an LDPC code and a permutation matrix thereof;
  • FIG. 2 is a structural diagram of a communication system according to an embodiment of the present invention.
  • FIG. 3 is a flowchart of an information processing method according to another embodiment of the present invention.
  • 4-1 is a schematic diagram of a coding block according to another embodiment of the present invention.
  • Figure 4-2 is a schematic diagram of a possible starting position setting and retransmission method
  • Figure 4-3 is a schematic diagram of another possible starting position setting and retransmission method
  • 4-4 is a schematic diagram of a starting position setting according to another embodiment of the present invention.
  • 5-1 is a base diagram of an LDPC code according to an embodiment of the present invention.
  • Figure 5-2 is a performance simulation diagram based on Figure 5-1 of the present invention.
  • Figure 5-3 is a performance simulation diagram based on Figure 5-1 of the present invention.
  • Figure 5-4 is a performance simulation diagram based on Figure 5-1 of the present invention.
  • FIG. 6 is a flowchart of an information processing method according to another embodiment of the present invention.
  • FIG. 7 is a structural diagram of an information processing apparatus according to another embodiment of the present invention.
  • FIG. 8 is a base diagram of an LDPC code according to another embodiment of the present invention.
  • the “communication device” may be a chip (such as a baseband chip, or a data signal processing chip, or a general purpose chip, etc.), a terminal, a base station, or other network device.
  • a terminal is a device having a communication function, and may include a handheld device having a wireless communication function, an in-vehicle device, a wearable device, a computing device, or other processing device connected to a wireless modem.
  • the terminals can be deployed on land, including indoors or outdoors, handheld or on-board; they can also be deployed on the water (such as ships, etc.); they can also be deployed in the air (such as airplanes, balloons, satellites, etc.).
  • the terminal device may be a mobile phone, a tablet (Pad), a computer with wireless transceiver function, a virtual reality (VR) terminal device, an augmented reality (AR) terminal device, and industrial control ( Wireless terminal in industrial control, wireless terminal in self driving, wireless terminal in remote medical, wireless terminal in smart grid, transportation safety A wireless terminal, a wireless terminal in a smart city, a wireless terminal in a smart home, and the like.
  • Terminals can be called different names in different networks, such as: user equipment, mobile stations, subscriber units, stations, cellular phones, personal digital assistants, wireless modems, wireless communication devices, handheld devices, laptops, cordless phones, Wireless local loop station, etc.
  • a base station also referred to as a base station device, is a device deployed in a radio access network to provide wireless communication functions.
  • the name of a base station may be different in different wireless access systems.
  • UMTS Universal Mobile Telecommunications System
  • a base station is called a Node B
  • a base station in an LTE network is called a base station.
  • a base station in a new radio (NR) network is called a transmission reception point (TRP) or a generation node B (gNB).
  • TRP transmission reception point
  • gNB generation node B
  • other base stations may be used in other networks where multiple technologies are converged, or in other various evolved networks. The invention is not limited to this.
  • the LDPC code can usually be represented by a parity check matrix H.
  • the parity check matrix H of the LDPC code can be obtained by a base graph and a shift value.
  • the base map can usually include m*n matrix elements, which can be represented by a matrix of m rows and n columns.
  • the value of the matrix element is 0 or 1, and the element with a value of 0 is sometimes called a zero element. , indicating that the element can be replaced by z*z's zero matrix.
  • An element with a value of 1, sometimes referred to as a non-zero element indicates that the element can be a cyclic permutation matrix of z*z (circulant permutation) Matrix) replacement.
  • each matrix element represents an all-zero matrix or a cyclic permutation matrix.
  • the line number and column number of the base map and the matrix are numbered from 0, just for the convenience of understanding. It can be understood that the line number and column number can also be numbered from 1, and the corresponding line number and column number are incremented by 1 based on the line number and column number shown in this article.
  • the element value of the i-th row and the j-th column in the base map is 1, and the offset value is P i,j , P i,j is an integer greater than or equal to 0, the value of the j-th column of the i-th row is 1
  • the elements can be replaced by a cyclic permutation matrix of z*z corresponding to P i,j , which can be obtained by cyclically shifting the unit matrix of z*z by P i, j times to the right.
  • each element with a value of 0 in the base map is replaced with an all-zero matrix of z*z, and each element with a value of 1 is replaced with a cyclic permutation matrix of z*z corresponding to its offset value,
  • z is a positive integer, which can also be called a lifting factor, which can be determined according to the code block size supported by the system and the size of the information data. It can be seen that the size of the parity check matrix H is (m*z)*(n*z).
  • the system usually defines a base matrix of m*n.
  • Each element in the base matrix corresponds to the position of each element in the base map.
  • the zero elements in the base map are in the base matrix.
  • the medium position is unchanged, and is represented by -1.
  • the non-zero element with the value of the jth column in the i-th row and the j-th column in the base map is unchanged in the base matrix, and can be expressed as P i,j , P i,j is greater than or equal to A positive integer of 0.
  • the base matrix is sometimes referred to as an offset matrix of the base matrix.
  • FIG. 1 is a schematic diagram showing a base matrix of an LDPC code in a communication system and a permutation matrix when the spreading factor is 4.
  • the base matrix of the LDPC code has m*n elements.
  • the permutation matrix can be obtained by a unit matrix I after a corresponding number of cyclic shifts, the number of displacements being equal to the value of the corresponding matrix element.
  • the corresponding matrix after the expansion of the element with a value of 0 in the base matrix is 4*4
  • the corresponding matrix after the expansion of the element with a value of 1 is the matrix obtained by one displacement of the unit matrix. , and so on, will not go into details here.
  • the base map or the base matrix given in the embodiment of the present invention is an example, for example, the base matrix in FIG. 1 or the base map in FIG. 5-1 is an example, and is not For the limit.
  • information data is transmitted between communication devices (for example, base stations or terminals), and since the wireless propagation environment is complex and variable, it is susceptible to interference and errors occur.
  • the communication device performs CRC check, channel coding, rate matching, interleaving, and the like on the information data, and maps the interleaved coded bits into modulation symbols and transmits them to the communication device at the receiving end.
  • the receiving device After receiving the modulation symbol, the receiving device recovers the information data by deinterleaving, de-rate matching, decoding, and CRC check.
  • the communication system 200 illustrated in FIG. 2 can be widely used to provide various types of communication such as voice, data, and the like.
  • the communication system can include a plurality of wireless communication devices.
  • FIG. 2 shows only communication device 20 and communication device 21. Control information or data information is received and transmitted between the communication device 20 and the communication device 21 as a sequence of information.
  • the communication device 20 acts as a transmitting communication device, transmits a sequence of information in accordance with a transmission block (TB), and adds a CRC check to each of the transport blocks.
  • TB transmission block
  • the transport block needs to be divided into code blocks (CBs), and the code block CRC check may be added in each code block, or each group of codes may be added.
  • a block group CRC check is added to the block, and padding bits can also be added to each code block.
  • the communication device 20 performs channel coding on each code block separately, for example, using LDPC coding to obtain a corresponding coded block.
  • each coding block includes information bits and check bits. If the information bits include padding bits, the padding bits are usually expressed as "null".
  • the coded block or the bit-reordered coded block is stored in a circular buffer of the communication device 20, and the communication device 20 sequentially obtains a plurality of output bits from the coded block in the circular buffer to obtain an output bit sequence, the output bit being a padded bit in the coded block
  • the bits other than the output bit sequence are not including padding bits.
  • mapping to a modulation symbol and then transmitting When the communication device 20 retransmits, another output bit sequence is selected from the coded block in the cyclic buffer. If the output bit is sequentially acquired to reach the last bit of the circular buffer, the output bit is continuously selected from the first bit of the circular buffer.
  • the communication device 21 demodulates the received modulation symbols, and after deinterleaving, stores the soft values of the received output bit sequence in corresponding positions in the soft buffer. If a retransmission occurs, the communication device 21 combines the soft values of the output bit sequence of each retransmission in the soft information buffer, where the combination means that if the positions of the two received output bits are the same, it will be twice. The soft values of the received output bits are combined.
  • the location in the soft information buffer of the communication device 21 and the location of the coded block in the cyclic buffer in the communication device 20 are in one-to-one correspondence. That is, if the position of the output bit in the coded block in the cyclic buffer in the communication device 20 is the p-th bit, the position of its soft value in the soft information buffer in the communication device 21 is also the p-th bit.
  • the communication device 21 decodes all soft values in the soft information buffer to obtain a code block of the information sequence. Since the communication device 21 can acquire the transport block size, the number of code blocks in which one transport block is divided and the length of each code block can be determined. If the code block includes a CRC bit segment, the communication device 31 can also use the CRC bit segment pair code. The block is checked. The communication device 21 cascades the code blocks into one transport block, further calibrates and cascades the transport blocks to finally obtain a sequence of information. It can be seen that the communication device 21 performs the inverse of the information processing method of the communication device 20.
  • the process of receiving and transmitting the information sequence between the communication device 20 and the communication device 21 is merely an exemplary description.
  • the division of these modules is merely illustrative, and some modules may be designed according to the system. The requirements are optional. It is possible that the functions of some modules can be combined and executed in one module without limitation. And these modules may be implemented by one or more processors, and the invention is not limited thereto.
  • interleaving refers to changing the position of one or more bit segments in a bit sequence, each bit segment comprising one or more bits.
  • the communication device 20 may be a network device in a communication system, such as a base station, and the corresponding communication device 21 may be a terminal.
  • the communication device 20 may also be a terminal in a communication system, and accordingly, the communication device 21 may be a network device in a communication system, such as a base station or the like.
  • the communication device 20 and the communication device 21 may also be chips, and each module of the above processing may be implemented by one or more processors.
  • FIG. 3 is a schematic flowchart diagram of an information processing method according to an embodiment of the present invention.
  • the method is applicable to a communication system, where the communication system includes a communication device 20 and a communication device 21.
  • the method can be implemented by the communication device 20, including:
  • the communication device 20 performs LDPC encoding processing on the bit sequence C of length K.
  • the bit sequence C may be a bit sequence of control or data information to be transmitted by the communication device 20, or the bit sequence is obtained by at least a code block division process.
  • the bit sequence C of length K may also include a cyclic check bit, and may also include padding bits.
  • the communication device 20 determines the LDPC matrix used for encoding based on the length K of the bit sequence C. For example, the spreading factor z can be determined according to K, and then the base matrix of the corresponding code rate is extended according to z to obtain an LDPC matrix.
  • the bit sequence C is encoded using the LDPC matrix to obtain an encoded coded block.
  • the bit sequence D may be an encoded bit sequence; if the encoded bit sequence is subjected to a shortening operation, that is, truncating s 0 bits from the bit sequence, for example, The s 0 bits are deleted from the encoded bit sequence, and the bit sequence D may be a bit sequence obtained by truncating the s 0 bits from the encoded bit sequence.
  • s 0 is a positive integer.
  • s 0 n ⁇ r
  • n is a positive integer
  • r is the number of bits included in the unit bit segment in the buffer sequence W.
  • the unit bit segment reflects the granularity set by the starting position in the buffer sequence W.
  • the bit sequence D needs to be interleaved before entering the buffer sequence W. If the number of columns of the interleave matrix is C subblock , the number of rows of the interleave matrix is R subblock , where R subblock is satisfying K D ⁇ C subblock ⁇ R subblock The smallest integer, the number of bits r included in the unit bit segment may be R subblock , that is, the starting position may be set in an integer multiple of R subblock .
  • the bit sequence D has a length of K D .
  • the bit sequence D may include a plurality of bits in the bit sequence C, and may also include one or more parity bits, and the bits in the bit sequence C are sometimes referred to as information bits in the bit sequence D, or system bits ( Systematic bit).
  • the bit sequence D is sometimes also referred to as a coded block.
  • the communication device 20 determines an output bit sequence based on the bit sequence D or a portion of the bit sequence D.
  • the output bit sequence is processed after being modulated or the like.
  • the output bit sequence for each transmission can be determined based on the bit sequence D or a portion of the bit sequence D.
  • the communication device 20 may determine an output bit sequence based on the buffer sequence W, wherein the length N CB buffer sequence W comprises a bit sequence D or a portion of the bit sequence D.
  • the buffer sequence W may comprise all the bits of the bit sequence D.
  • the buffer sequence W may include a bit sequence D.
  • the buffer sequence W may also include a bit sequence D that has been subjected to at least interleaving processing.
  • the buffer sequence may also include a bit sequence D that has undergone at least padding processing, and for example, a buffer.
  • the sequence may also include a bit sequence D that has been subjected to at least interleaving and padding processing.
  • the buffer sequence W may comprise partial bits of the bit sequence D.
  • the bit sequence D length exceeds the maximum length of the buffer sequence W, so the buffer sequence W can only include some of the bits in the bit sequence D.
  • the buffer sequence W may include partial bits of the bit sequence D.
  • the buffer sequence W may also include partial bits of the bit sequence D at least interleaved, and for example, the buffer sequence may also include at least padded bits.
  • a partial bit of the sequence D, and for example, the buffer sequence may also include partial bits of the bit sequence D that have been subjected to at least interleaving and padding processing.
  • the cache sequence W can also be called a loop cache.
  • the communication device 20 determines the output bit sequence for initial transmission or retransmission in the bit sequence held in the circular buffer.
  • the upper limit of the retransmission depends on the maximum number of retransmissions of the system, which may be a redundancy version (rv) of the bit sequence D for each initial or retransmitted output bit sequence.
  • k 0 represents the starting position of the output bit sequence of each transmission in the circular buffer, and can also be said to be the starting position of the output bit sequence in the buffer sequence W.
  • k 0 may also be referred to as the starting position of the redundancy version rv of the ith retransmission.
  • (i) may also be added after the corresponding parameter, for example, Let k 0 (i), or rv(i), etc.
  • k 0 is p k and p k is One of them, 0 ⁇ k ⁇ k max , and 0 ⁇ p k ⁇ N CB , p k is an integer, k is an integer, and k max represents the maximum number of start positions that the output bit sequence can select in the buffer sequence W , k max is an integer greater than or equal to 4.
  • the communication device 20 can determine the output bit sequence from the cache sequence W based on the starting position k 0 obtained in step 301.
  • the communication device 20 sequentially acquires the E bits as an output bit sequence from the first sequence cache k 0 bits.
  • the communication device 20 needs to determine the output bit sequence of the first retransmission. , which is a first redundancy version rv (1) start position k 0 (1), so that the communication apparatus acquires the output bit sequence k 0 (1) in the starting position of the cache sequence W, based on an output bit sequence
  • the length E(1) and the starting position k 0 (1) determine the output bit sequence of the first retransmission, that is, determine the redundancy version rv(1).
  • the communication device 20 transmits the output bit sequence rv(1) to the communication device 21.
  • the communication device 20 needs to determine the output bit sequence of the second retransmission, that is, the start position k 0 of the second redundancy version rv(2) (2)
  • the output bit sequence of the second retransmission is determined based on the length E(2) of the output bit sequence and the start position k 0 (2), that is, the redundancy version rv(2) is determined.
  • the communication device 20 can end the retransmission.
  • the communication device 20 can also perform multiple retransmissions without regard to NACK or ACK from the communication device 21.
  • the receiving communication device 21 When the receiving communication device 21 decodes, it needs to combine and decode the received initial soft-valued bits and the soft-valued bits of each redundant version.
  • the receiving communication device 21 In order to improve the decoding performance of the communication device at the receiving end, it is required to reduce the number of bits that are repeated or not transmitted between the redundancy versions.
  • the decoding segment must include information bits.
  • the parity bits other than the information bits are required to be selected in the order in which the codes are generated to form a low code rate codeword.
  • the higher the repetition bit ratio in the bits to be decoded the worse the decoding performance.
  • Figure 4-1 shows an LDPC coded block that includes information bits and check bits. Assume that before the punching, the base matrix supports a maximum code rate of 8/9, and the lowest supported code rate is 1/3. Punching indicates that the coded bits corresponding to the punctured column are not transmitted, and the code rate can usually be increased.
  • the initial transmission obtains the output bit sequence from the 0th starting position p 0 , which is the redundancy version.
  • the first retransmission obtains the output bit sequence from the second starting position p 2 , that is, the redundancy version 1
  • the redundancy version 0 and the redundancy version 1 are not continuous, and there are a large number of skipped bits.
  • the communication device at the receiving end receives the two redundancy versions and performs combined decoding.
  • the redundant bits skipped in FIG. 4-2 are not transmitted to the receiving communication device, so the redundant bits in the redundancy version 1 cannot be selected to constitute the codeword decoding, which greatly degrades the decoding performance.
  • the initial transmission obtains the output bit sequence from the 0th starting position p 0 , that is, the redundancy version 0.
  • the first retransmission acquires the output bit sequence from the first starting position p 1 . That is, the redundancy version 1 is continuous between the redundancy version 0 and the redundancy version 1.
  • the initial transmission code rate is low, there are many repeated bits, which may also result in loss of decoding performance.
  • k 0 can take the value p k , and p k is One of them, that is, the value of k max starting positions.
  • k max may be an integer greater than or equal to 4.
  • k max 2 n
  • n is an integer greater than or equal to 2.
  • the subscript k of p k may be the number rv idx of the starting position of the redundancy version. among them, It can be defined in a variety of ways.
  • the collection can be only included A collection of these elements can also be a subset of other collections.
  • the elements in the elements may be arranged in a specific order or may not be arranged in a specific order, and the present application is not particularly limited.
  • k max values are used. It can be set in a non-uniformly spaced manner. There are at least two or more different adjacent intervals in the middle. Hypothesis The value of each starting position is arranged in ascending order of the subscript, that is, p 0 is the minimum value. Is the maximum value, The adjacent interval S is the absolute value of the difference between two adjacent starting positions
  • is equal, that is, The middle adjacent intervals are equal.
  • the buffer sequence W includes all bits of the bit sequence D or bits other than the coded bits corresponding to the built-in punctured bit string, and requires that the code word rate formed by the bits between p 1 and p 0 be at least less than or Equal to 1, p 0 ⁇ (p 0 +K) ⁇ p 1 ⁇ p 2 ⁇ p 3 , such that the adjacent interval
  • the bit sequence D is obtained by truncating the bit sequence after truncating s 0 bits, then p k ⁇ (p 0 -s 0 + K).
  • the buffer sequence W includes all the bits of the bit sequence D, and the s 0 bit can be used as the offset of the start position set when not truncated, p 0 ⁇ (p 0 -s 0 +K) ⁇ p 1 ⁇ p 2 ⁇ p 3 .
  • an appropriate starting position can be selected among p 1 and p 2 according to the initial transmission rate, and the determined output bit sequence is such that the receiving end receives the merged repeated bits less.
  • the example shows the non-uniform setting of the starting position of the LDPC code block shown in Figure 4-1.
  • the buffer sequence W includes a portion of the bits of the bit sequence D, and p k may correspond to the buffer sequence W including the respective start positions in the bit sequence D. Scale it equally.
  • bit sequence D is a coded bit sequence, That is, satisfy
  • bit sequence D is obtained by truncating the encoded bit sequence by s 0 bits, then thus the adjacent interval
  • N CB ⁇ K D and k>0 For another example, if N CB ⁇ K D and k>0, it should be noted that this is merely an example, and these formulas may be appropriately modified. For example, the rounding up is changed to rounding down so that the position of p k is an integer multiple of the unit bit segment. Embodiments of the invention are not limited thereto.
  • the k 0 in step 301 can be obtained in a variety of ways.
  • the order of the starting positions acquired at each transmission may be defined, and the order of the values of the subscript k of p k at each transmission may also be defined.
  • This sequence may be indicated to the communication device at the receiving end, or may be stored in the communication device at both ends of the transmitting and receiving.
  • the subscript k of p k may be the number rv idx of the starting position of the redundancy version, and the number of the starting position of the redundancy version of the i th transmission may be represented as rv idx (i), the starting position k 0 (i ) can be determined based on the number rv idx (i mod k max ) of the starting position of the redundancy version.
  • a fixed-order starting position obtaining method may be used.
  • the value order of the rv idx may be defined, and the number of values in the value order may be k max or the maximum number of retransmissions R max .
  • k max 8
  • the order of the values of rv idx is 0, 3, 6, 2, 5, 7, 4, 1.
  • k max 4
  • the maximum number of retransmissions R max , 4
  • the order of the value of rv idx is ⁇ 0, 2, 3, 1 ⁇
  • the initial output bit is determined from the p 0 bit.
  • k rv idx (i mod R max )
  • k 0 (i) p k .
  • the order of the value of rv idx may also be determined according to the size of the initial transmission code rate, or may be determined based on the length E of the output bit sequence and the spreading factor z of each transmission.
  • the lengths of the output bit sequences of the initial transmission and the retransmission are equal, for example based on Determine the order of the values of rv idx , for example, you can set one or more thresholds, according to The relationship with these thresholds determines the order of the values of rv idx .
  • an LDPC matrix of 66*82 is used, wherein the number of information bit columns is 16.
  • the correspondence between the order of the values of rv idx and the initial code rate can be seen in Table 2, for example.
  • the order of rv idx is ⁇ 0,3,6,2 ⁇ .
  • This method is suitable for non-adaptive retransmissions, and the information of the starting position does not need to be indicated to the receiving communication device before each transmission.
  • the starting position k 0 (i) of the output bit sequence in the encoded block may also be obtained based on the rv idx indicated by the transmitting communication device. This method is suitable for adaptive retransmission.
  • the starting position k 0 may also be obtained according to the parameter f(rv idx ) of the redundancy version starting position number rv idx .
  • f the parameter f(rv idx ) of the redundancy version starting position number rv idx .
  • Figure 5-1 shows an LDPC code base map with a size of 46 rows and 68 columns.
  • p 0 0
  • N CB 66 z
  • k max 4 as an example
  • rv idx 0
  • the starting positions are 0 and 28z.
  • f(1) may have other values, as shown in Table 3, which are different values of f(1) and corresponding values.
  • the starting position k 0 takes the value p 1 :
  • the value p 1 is such that the interval between 23z ⁇ 31z between p 1 and p 0, since the base shown in Figure 5-1 in FIG. 22 as corresponding to the information bits, and thus less than K encoded Or equal to 22z, p 1 satisfies p 1 ⁇ (p 0 +K).
  • the interval between p 2 and p 3 is between 15z and 18z, and the interval between p 2 and p 0 , p 3 and p 0 also satisfies p k ⁇ (p 0 +K).
  • ⁇ p 0 , p 1 , p 2 , p 3 ⁇ can be ⁇ 0, 31z, 33z, 50z ⁇ , or ⁇ 0, 23z, 36z, 51z ⁇ , etc., can be taken according to p 1 in Table 3.
  • the values and the combination of the values of p 2 and p 3 in Table 4 give a combination of various starting positions. It should be noted that the examples are merely examples and are not limited thereto.
  • each starting position may be relative to the above table. 3 or each of the starting positions in Table 4 is scaled proportionally, for example, the scaling can be performed after the scaling is still an integer multiple of z. For another example, scaling can be performed, but it is not necessarily required to take an integer multiple of z. among them It can be p 1 or p 2 or p 3 in Table 3 above, and Operation ( ⁇ ) is a rounding operation, which can be up, down, rounded or other rounding methods.
  • Figure 5-2 to Figure 5-4 show the LDPC code encoding based on the base map shown in Figure 5-1.
  • three different starting positions are set under the AWGN channel. The method was simulated and tested under three different initial pass rates of 0.93, 8/9 and 5/6.
  • the BLER curve was used under different starting position setting methods.
  • the abscissa indicates the EsN0 of the current channel signal-to-noise ratio
  • the ordinate indicates the block error rate (BLER). The closer the curve is to the left, the lower the signal, the lower the signal-to-noise ratio. Block error rate, better performance.
  • the lengths of the retransmissions and the initial transmissions are equal, all codewords are LDPC coded, and the lowest coding rate supported by the LDPC matrix is 1/3.
  • the triangular curve is a method for uniformly setting the starting position.
  • the block curve is the method according to the embodiment of the present invention, and the parameter f(rv idx ) of the redundancy version starting position number rv idx is 0, 1.67, 2 and 3, respectively, after comparison. In all cases, the block curve is located on the left side of the triangular curve, indicating that the method of the embodiment of the present invention performs better than the method of uniformly setting the starting position.
  • Figure 8 is a further LDPC code base diagram, the size of which is 42 rows and 52 columns, the row number is marked in the leftmost column, the column number is marked in the top row, and only the non-zero elements are shown in each row and column, represented by "1" The blank part is zero element.
  • f(1) may have other values, as shown in Table 5, which are different possible values of f(1) and corresponding thereto.
  • the starting position k 0 takes the value p 1 :
  • the value p 1 is such that the spacing between 14z ⁇ 23z between p 1 and p 0, since the group shown in FIG. 8 as corresponding to the information bits 10, and thus encoded is less than or equal K 10z, p 1 satisfies p 1 ⁇ (p 0 + K).
  • the interval between p 2 and p 3 is between 11z and 14z, and the interval between p 2 and p 0 , p 3 and p 0 also satisfies p k ⁇ (p 0 +K).
  • ⁇ p 0 , p 1 , p 2 , p 3 ⁇ can be ⁇ 0, 14z, 25z, 38z ⁇ , can also be ⁇ 0, 18z, 28z, 39z ⁇ , etc., can be taken according to p 1 in Table 5.
  • the values and the combination of the values of p 2 and p 3 in Table 6 give a combination of various starting positions. It should be noted that the examples are merely examples and are not limited thereto.
  • each starting position may be relative to the above table 5 or
  • the starting positions in Table 6 are scaled proportionally.
  • the scaling can be performed after the scaling is still an integer multiple of z.
  • scaling can be performed, but it is not necessarily required to take an integer multiple of z. among them It may be p 1 or p 6 or p 3 in Table 5 above, and Operation ( ⁇ ) is a rounding operation, which may be up, down, rounding or other rounding method.
  • the communication device may further process the output bit sequence such that the output bit sequence is used in transmitting or receiving, for example, interleaving the output bit sequence, and mapping to Processing of modulation symbols, etc.
  • the output bit sequence is used in transmitting or receiving, for example, interleaving the output bit sequence, and mapping to Processing of modulation symbols, etc.
  • FIG. 6 is a flowchart of an information processing method according to an embodiment of the present invention.
  • the method is applicable to a communication system, where the communication system includes a communication device 20 and a communication device 21.
  • the method can be implemented by the communication device 21, including:
  • the buffer sequence W includes a soft value sequence of the bit sequence D or a part of the soft value sequence of the bit sequence D.
  • the soft sequence sequence length of the bit sequence D is K D bits, and the bit sequence D is a length K.
  • the bit sequence C is based on a bit sequence obtained by encoding a low density parity check LDPC matrix, or the bit sequence D is truncated from a bit sequence obtained by encoding a bit sequence C of length K based on a low density parity check LDPC matrix. s 0 bits are obtained.
  • k 0 takes the value p k and p k is One of them, 0 ⁇ k ⁇ k max , and 0 ⁇ p k ⁇ N CB , p k is an integer, k is an integer, N CB is the size of the buffer sequence W, and k max is an integer greater than or equal to 4;
  • the communication device 20 transmits the output bit sequence obtained in the foregoing embodiments to the communication device 21.
  • the output bit sequence in the above embodiment is a rate-matched output bit sequence
  • the communication device 20 can rate the The matched output bit sequence is subjected to interleaving modulation or the like to transmit a transmission signal corresponding to the output bit sequence, and the communication device 21 receives the output signal and demodulates and deinterleaves to obtain a soft bit corresponding to the output bit sequence.
  • the sequence, that is, one bit in the output bit sequence corresponds to a soft channel bit in the soft bit sequence.
  • the locations where the soft value bits are stored in the soft information buffer of the communication device 21 correspond one-to-one with the locations of the coded blocks in the circular buffer in the communication device 20, and the size of the soft information buffer is the same as the size of the coded block in the circular buffer. , can be N CB .
  • the output bit transmitted by the communication device 20 is 1, and after the channel transmission, the communication device 21 obtains its corresponding soft value bit to be 1.45. If the position of the output bit in the coding block is the fifth bit, the soft in the communication device 21 The 5th soft value bit in the message buffer is 1.45. It should be noted that the description herein is merely an example, and the embodiment of the present invention is not limited thereto.
  • the communication device 31 can acquire n corresponding soft value bits. If the communication device 31 receives the soft value bits of the same location twice, the two soft values are combined, for example, the soft value bit received during the first transmission is 1.45, and the softness received during the second transmission. The value bit is 0.5, which is 1.95 after the combination. It should be noted that the examples are merely examples and are not limited thereto.
  • the starting position k 0 and the obtaining manner thereof have the features corresponding to the foregoing embodiments.
  • the buffer sequence W is a coding block in the circular buffer, and in the communication device 21, the buffer sequence W is a soft value sequence in the soft information buffer; on the side of the communication device 20
  • the output bit sequence is determined from the coded block in the circular buffer, and on the communication device 21 side, the received soft bit sequence is saved in the soft information buffer.
  • FIG. 7 is a schematic structural diagram of a communication device 700.
  • the device 700 can be used to implement the method described in the foregoing method embodiments. For details, refer to the description in the foregoing method embodiments.
  • the communication device 700 can be a chip, a base station, a terminal, or other network device.
  • the communication device 700 can also be the communication device 20 or the communication device 21 of FIG.
  • the communication device 700 includes one or more processors 701.
  • the processor 701 can be a general purpose processor or a dedicated processor or the like. For example, it can be a baseband processor, or a central processing unit.
  • the baseband processor can be used to process communication protocols and communication data
  • the central processor can be used to control communication devices (eg, base stations, terminals, or chips, etc.), execute software programs, and process data of the software programs.
  • the communication device 700 includes one or more of the processors 701, and the one or more processors 701 can implement the methods of the various embodiments shown in FIG.
  • the processor 701 can implement other functions in addition to the methods of the embodiments shown in FIG. 3.
  • the communication device 700 obtains a starting position k 0 of the output bit sequence in the buffer sequence W, wherein the buffer sequence W comprises a bit sequence D or a part of the bit sequence D; based on the starting position k 0 from the The output bit sequence is determined in the buffer sequence W.
  • one or more of the processors 701 can implement the methods of the various embodiments shown in FIG.
  • the communication device 700 obtains a starting position k 0 of the soft bit sequence in the buffer sequence W, wherein the buffer sequence W comprises a soft value sequence of the bit sequence D or a part of a soft value sequence of the bit sequence D, the bit The soft sequence length of sequence D is K D ;
  • the soft bit sequence is combined and saved in the cache sequence W starting based on the start position k 0 .
  • the bit sequence D has a length of K D bits, wherein the bit sequence D is a bit sequence of a bit sequence C of length K based on a low density parity check LDPC matrix, or The bit sequence D is obtained by truncating s 0 bits in a bit sequence obtained by encoding a bit sequence C of length K based on a low density parity check LDPC matrix, where s 0 is an integer greater than zero.
  • k 0 takes the value p k and p k is One of them, 0 ⁇ k ⁇ k max , and 0 ⁇ p k ⁇ N CB , p k is an integer, k is an integer, N CB is the size of the buffer sequence W, and k max is an integer greater than or equal to 4;
  • the processor 701 can also include instructions 703 that can be executed on the processor such that the communication device 700 performs the methods described in the above method embodiments.
  • the communication device 700 can also include circuitry that can implement the functions of the foregoing method embodiments.
  • the communication device 700 can include one or more memories 702 on which instructions 704 are stored, the instructions can be executed on the processor, such that the communication device 700 performs the above method embodiment.
  • data may also be stored in the memory.
  • Instructions and/or data can also be stored in the optional processor.
  • the processor and the memory may be provided separately or integrated.
  • one or more memories 702 may store initial location, redundancy version related parameters, and the like.
  • one or more processors 701 can be used to implement the functions of the various modules shown in FIG. 2.
  • the communication device 700 may further include a transceiver 705 and an antenna 706.
  • the processor 701 may be referred to as a processing unit that controls a communication device (terminal or base station).
  • the transceiver 705 can be referred to as a transceiver unit, a transceiver, a transceiver circuit, or a transceiver, etc., for implementing the transceiver function of the communication device through the antenna 706.
  • the communication device 700 may further comprise a device for generating a transport block CRC, a device for code block splitting and CRC check, an encoder, an interleaver for interleaving, or a modulation for modulation processing. And so on.
  • the functionality of these devices can be implemented by one or more processors 701.
  • the communication device 700 may further include a demodulator for demodulation operation, a deinterleaver for deinterleaving, a decoder, and the like.
  • a demodulator for demodulation operation e.g., a demodulator for demodulation operation
  • a deinterleaver for deinterleaving e.g., a decoder
  • the functionality of these devices can be implemented by one or more processors 701.
  • a general purpose processor may be a microprocessor.
  • the general purpose processor may be any conventional processor, controller, microcontroller, or state machine.
  • the processor may also be implemented by a combination of computing devices, such as a digital signal processor and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a digital signal processor core, or any other similar configuration. achieve.
  • the steps of the method or algorithm described in the embodiments of the present invention may be directly embedded in hardware, instructions executed by a processor, or a combination of the two.
  • the memory can be RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, removable disk, CD-ROM, or any other form of storage medium in the art.
  • the memory can be coupled to the processor such that the processor can read information from the memory and can write information to the memory.
  • the memory can also be integrated into the processor.
  • the processor and the memory may be disposed in an ASIC, and the ASIC may be disposed in the UE. Alternatively, the processor and memory may also be located in different components in the UE.
  • the present invention can be implemented in hardware, firmware implementation, or a combination thereof.
  • a software program it may be implemented in whole or in part in the form of a computer program product comprising one or more computer instructions (which may also be referred to as a program or code).
  • the processes or functions described in accordance with embodiments of the present invention are generated in whole or in part.
  • the functions described above may also be stored in or transmitted as one or more instructions or code on a computer readable medium.
  • the computer can be a general purpose computer, a special purpose computer, a computer network, or other programmable device.
  • Computer readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one location to another.
  • a storage medium may be any available media that can be accessed by a computer.
  • computer readable media may comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, disk storage media or other magnetic storage device, or can be used for carrying or storing in the form of an instruction or data structure.
  • Any connection may suitably be a computer readable medium.
  • a disk and a disc include a compact disc (CD), a laser disc, a compact disc, a digital versatile disc (DVD), a floppy disk, and a Blu-ray disc, wherein the disc is usually magnetically copied, and the disc is The laser is used to optically replicate the data. Combinations of the above should also be included within the scope of the computer readable media.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

La présente invention concerne un procédé et un appareil de traitement d'informations, un dispositif de communication et un système de communication. Le dispositif de communication est configuré afin d'obtenir une position de départ d'une séquence de bits de sortie dans une séquence de mémoire cache W, et de déterminer la séquence de bits de sortie dans la séquence de mémoire cache W sur la base de la position de départ, une valeur de la position de départ étant (I), 0 ≤ k < kmax ou 0 ≤ Pk < NCB, Pk étant un nombre entier, k étant un nombre entier, NCB étant une longueur de la séquence de mémoire cache W, kmax étant un nombre entier supérieur ou égal à 4, et au moins deux intervalles adjacents différents existant dans (I). En déterminant raisonnablement une séquence de bits pour une transmission ou une retransmission initiale, les performances de décodage d'un dispositif de communication au niveau d'une extrémité de réception sont améliorées après la réception de la séquence de bits par le dispositif de communication, ce qui permet d'améliorer les taux de réussite de décodage et de réduire le nombre de créneaux de retransmission.
PCT/CN2018/079909 2017-06-19 2018-03-21 Procédé et appareil de traitement d'informations, dispositif de communication et système de communication WO2018233334A1 (fr)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2019529838A JP6915061B2 (ja) 2017-06-19 2018-03-21 情報処理方法、装置、通信デバイスおよび通信システム
EP18820660.1A EP3540998B1 (fr) 2017-06-19 2018-03-21 Procédé et appareil de traitement d'informations, dispositif de communication et système de communication
BR112019009264A BR112019009264A2 (pt) 2017-06-19 2018-03-21 método de processamento de informações, aparelho, dispositivo de comunicações, e sistema de comunicações
US16/234,138 US10425191B2 (en) 2017-06-19 2018-12-27 Information processing method, apparatus, communications device, and communications system
US16/563,545 US11070316B2 (en) 2017-06-19 2019-09-06 Information processing method, apparatus, communications device, and communications system

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN201710465748.2 2017-06-19
CN201710465748 2017-06-19
CN201710719562.5A CN109150420B (zh) 2017-06-19 2017-08-21 信息处理的方法、装置、通信设备和通信系统
CN201710719562.5 2017-08-21

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/234,138 Continuation US10425191B2 (en) 2017-06-19 2018-12-27 Information processing method, apparatus, communications device, and communications system

Publications (1)

Publication Number Publication Date
WO2018233334A1 true WO2018233334A1 (fr) 2018-12-27

Family

ID=64737402

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/079909 WO2018233334A1 (fr) 2017-06-19 2018-03-21 Procédé et appareil de traitement d'informations, dispositif de communication et système de communication

Country Status (1)

Country Link
WO (1) WO2018233334A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070162814A1 (en) * 2006-01-09 2007-07-12 Broadcom Corporation, A California Corporation LDPC (low density parity check) code size adjustment by shortening and puncturing
CN101188428A (zh) * 2007-12-10 2008-05-28 中兴通讯股份有限公司 一种ldpc码的有限长度循环缓存的速率匹配方法
CN101227259A (zh) * 2008-01-11 2008-07-23 中兴通讯股份有限公司 一种有限长度循环缓存速率匹配的数据读取方法
CN103312442A (zh) * 2012-03-15 2013-09-18 中兴通讯股份有限公司 基于有限长度循环缓存速率匹配的数据发送方法及装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070162814A1 (en) * 2006-01-09 2007-07-12 Broadcom Corporation, A California Corporation LDPC (low density parity check) code size adjustment by shortening and puncturing
CN101188428A (zh) * 2007-12-10 2008-05-28 中兴通讯股份有限公司 一种ldpc码的有限长度循环缓存的速率匹配方法
CN101227259A (zh) * 2008-01-11 2008-07-23 中兴通讯股份有限公司 一种有限长度循环缓存速率匹配的数据读取方法
CN103312442A (zh) * 2012-03-15 2013-09-18 中兴通讯股份有限公司 基于有限长度循环缓存速率匹配的数据发送方法及装置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP3540998A4 *

Similar Documents

Publication Publication Date Title
JP6915061B2 (ja) 情報処理方法、装置、通信デバイスおよび通信システム
JP7017627B2 (ja) 通信システムにおける冗長バージョン設計ソリューション
CN112187403B (zh) 信息处理的方法、装置、通信设备和通信系统
CN108173621B (zh) 数据传输的方法、发送设备、接收设备和通信系统
JP7464521B2 (ja) Ｌｄｐｃコード化データを処理する方法および装置
CN111052615A (zh) 信息处理的方法、装置和通信设备
WO2018218471A1 (fr) Procédé de traitement d&#39;informations et appareil de communication
CN110870207B (zh) 信息处理的方法和通信装置
WO2018103638A1 (fr) Procédé de transmission de données, dispositif émetteur, dispositif récepteur, et système de communication
WO2019001338A1 (fr) Procédé de traitement d&#39;informations, appareil et dispositif de communications
WO2018233334A1 (fr) Procédé et appareil de traitement d&#39;informations, dispositif de communication et système de communication
CN109150194B (zh) 信息处理的方法、装置和通信设备
WO2018201597A1 (fr) Procédé de traitement d&#39;informations et appareil de communication
CN109150193B (zh) 信息处理的方法、装置和通信设备

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18820660

Country of ref document: EP

Kind code of ref document: A1

REG Reference to national code

Ref country code: BR

Ref legal event code: B01A

Ref document number: 112019009264

Country of ref document: BR

ENP Entry into the national phase

Ref document number: 2019529838

Country of ref document: JP

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 2018820660

Country of ref document: EP

Effective date: 20190614

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 112019009264

Country of ref document: BR

Kind code of ref document: A2

Effective date: 20190507