WO2018210025A1 - 一种液晶显示面板及显示装置 - Google Patents

一种液晶显示面板及显示装置 Download PDF

Info

Publication number
WO2018210025A1
WO2018210025A1 PCT/CN2018/077158 CN2018077158W WO2018210025A1 WO 2018210025 A1 WO2018210025 A1 WO 2018210025A1 CN 2018077158 W CN2018077158 W CN 2018077158W WO 2018210025 A1 WO2018210025 A1 WO 2018210025A1
Authority
WO
WIPO (PCT)
Prior art keywords
liquid crystal
array substrate
conductive layer
layer
display panel
Prior art date
Application number
PCT/CN2018/077158
Other languages
English (en)
French (fr)
Inventor
汪锐
李少茹
马晓峰
尚飞
Original Assignee
京东方科技集团股份有限公司
重庆京东方光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 重庆京东方光电科技有限公司 filed Critical 京东方科技集团股份有限公司
Priority to US16/308,927 priority Critical patent/US10761357B2/en
Publication of WO2018210025A1 publication Critical patent/WO2018210025A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/133345—Insulating layers
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1339—Gaskets; Spacers; Sealing of cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1339—Gaskets; Spacers; Sealing of cells
    • G02F1/13394—Gaskets; Spacers; Sealing of cells spacers regularly patterned on the cell subtrate, e.g. walls, pillars
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels

Definitions

  • the present disclosure relates to the field of display technologies, and in particular, to a liquid crystal display panel and a display device.
  • LCD Liquid Crystal Display
  • LCD TV mobile phone
  • PDA personal digital assistant
  • digital camera computer screen Or a laptop screen, etc.
  • the phenomenon of poor conduction or open circuit is apt to occur, and the effective transmission of the signal cannot be realized, thereby affecting the display quality.
  • a liquid crystal display panel includes: a oppositely disposed opposite substrate and an array substrate, a driving circuit, and a liquid crystal layer between the opposite substrate and the array substrate;
  • the array substrate has a display area and a non-display area, a signal line is disposed in the display area, and a transfer terminal for connecting the driving circuit and the signal line is disposed in the non-display area;
  • the opposite substrate faces the side of the array substrate Providing a common electrode layer;
  • the transfer terminal includes: a first connection terminal electrically connected to the driving circuit, a second connection terminal electrically connected to the signal line, and covering the first connection terminal and the a conductive layer of the second terminal;
  • the conductive layer is insulated from the common electrode layer such that the conductive layer and the common electrode layer are not electrically connected by micro current.
  • the common electrode layer is a hollow region in a region corresponding to the conductive layer, and the hollow region is on the array substrate.
  • the orthographic projection covers the orthographic projection of the conductive layer on the array substrate.
  • an area of the orthographic projection of the hollow region on the array substrate is larger than that of the conductive layer on the array substrate. The area of the orthographic projection.
  • an edge of the orthographic projection of the hollow region on the array substrate and a positive layer of the conductive layer on the array substrate The distance between the edges of the projection is greater than 10 ⁇ m.
  • an insulating layer is disposed between the conductive layer and the common electrode layer, and the insulating layer is on the array substrate.
  • An orthographic projection covers an orthographic projection of the conductive layer on the array substrate, the insulating layer having a resistivity higher than a resistivity of the liquid crystal layer.
  • the insulating layer has a resistivity of 10 14 to 10 15 ; and the liquid crystal layer has a resistivity of 10 10 10 10 12 .
  • the liquid crystal display panel provided by the embodiment of the present disclosure further includes a spacer between the array substrate and the opposite substrate, wherein the material of the insulating layer and the spacer The material of the material is the same.
  • an area of the orthographic projection of the insulating layer on the array substrate is greater than a positive of the conductive layer on the array substrate. The area of the projection.
  • an edge of the orthographic projection of the insulating layer on the array substrate and a positive layer of the conductive layer on the array substrate The distance between the edges of the projection is greater than 10 ⁇ m.
  • the material used for the conductive layer is ITO.
  • the display area further includes a pixel electrode layer, and the conductive layer is disposed in the same layer as the pixel electrode layer.
  • the signal line is a data line
  • the driving circuit is a data signal driving circuit
  • the signal line is a gate line
  • the driving circuit is a gate driving circuit
  • a display device includes the above liquid crystal display panel provided by an embodiment of the present disclosure.
  • FIG. 1 is a schematic structural diagram of a liquid crystal display panel provided by the prior art
  • FIG. 2 is a second schematic structural diagram of a liquid crystal display panel provided by the prior art
  • FIG. 3 is a schematic structural diagram of a liquid crystal display panel according to an embodiment of the present disclosure.
  • FIG. 4 is a second schematic structural diagram of a liquid crystal display panel according to an embodiment of the present disclosure.
  • FIG. 5 is a third schematic structural diagram of a liquid crystal display panel according to an embodiment of the present disclosure.
  • the structure of a conventional liquid crystal display panel generally includes a Thin Film Transistor Array Substrate (TFT Array Substrate), a counter substrate 5 , and a common electrode layer 4 on the opposite substrate 5 side. And a liquid crystal layer 11 disposed between the two substrates, wherein the array substrate 1 is provided with pixel electrodes, data lines, and gate lines (pixel electrodes, data lines, and gate lines are not shown in the drawing),
  • TFT Array Substrate Thin Film Transistor Array Substrate
  • counter substrate 5 a counter substrate 5
  • a common electrode layer 4 on the opposite substrate 5 side.
  • a liquid crystal layer 11 disposed between the two substrates, wherein the array substrate 1 is provided with pixel electrodes, data lines, and gate lines (pixel electrodes, data lines, and gate lines are not shown in the drawing).
  • the principle of operation is to control the rotation of the liquid crystal molecules of the liquid crystal layer 11 by applying a driving voltage on the pixel electrode and the common electrode 4 to display the picture normally
  • the drive circuit 6 of the non-display area in the conventional display panel is connected to the signal line 2 in the display area 8 through the transfer terminal 7, wherein the transfer terminal 7 includes the first connection.
  • the terminal 71 and the second terminal 72 are electrically connected to the driving circuit 6, the second terminal 72 is electrically connected to the signal line 2, and the conductive layer is disposed above the first terminal 71 and the second terminal 72. 3.
  • the driving circuit 6 is electrically connected to the signal line 2 to perform signal transmission, thereby realizing display of the display area 8.
  • the common electrode layer 4 covers an entire layer of the opposite substrate 5
  • the alignment film and the liquid crystal are not absolutely electrically conductive from a microscopic point of view, and the liquid crystal is doped with ions or the like. Therefore, there is a positive facing area between the common electrode layer 4 and the conductive layer 3 of the non-display area.
  • the electric field formed by the differential pressure will A micro current is generated on the liquid crystal between the common electrode layer 4 and the conductive layer 3, so that the conductive layer 3 may be corroded under the long-term electrochemical action of the micro current, and the phenomenon of poor conduction or open circuit may occur, and the effective transmission of the signal cannot be realized. , affecting the display quality.
  • an embodiment of the present disclosure provides a liquid crystal display panel, as shown in FIG. 2 to FIG. 4, comprising: oppositely disposed opposite substrate 5 and array substrate 1, driving circuit 6, and opposite substrate 5 and array substrate.
  • a liquid crystal layer 11 between 1; the array substrate 1 includes a display area 8 and a non-display area.
  • the display area 8 is provided with a signal line 2
  • the non-display area is provided with a transfer terminal 7 for connecting the drive circuit 6 and the signal line 2.
  • a common electrode layer 4 is disposed on a side of the opposite substrate 5 facing the array substrate 1;
  • the switching terminal 7 includes: a first connection terminal 71 electrically connected to the driving circuit 6, and a second connection terminal 72 electrically connected to the signal line 2, And a conductive layer 3 covering the first terminal 71 and the second terminal 72; the conductive layer 3 is insulated from the common electrode layer 4 such that the conductive layer 3 and the common electrode layer 4 cannot be electrically connected by microcurrent.
  • the liquid crystal display panel provided by the embodiment of the present disclosure is provided such that the common electrode layer 4 and the conductive layer 3 are insulated from each other, so that the common electrode layer 4 and the conductive layer 3 cannot form a micro current through the liquid crystal to make the conductive layer. Electrochemical corrosion occurs to protect the conductive layer 3, preventing an open circuit between the signal line 2 and the driving circuit 6, and signal transmission is not possible to improve display quality.
  • the first connection terminal 71 and the second connection terminal 72 generally include a plurality of transfer vias for respectively connecting the driving circuit 6 And signal line 2.
  • the number of the vias can be selected according to actual needs in practical applications; the conductive layer 3 covered on the adapter terminal 7 is used to connect the first terminal 71 and the second terminal 72, that is, through the conductive layer 3.
  • the drive circuit 6 is connected to the signal line 2 to cause the drive circuit 6 to transmit a signal to the signal line 2, thereby realizing display of the liquid crystal display panel.
  • the common electrode layer 4 may be in a region corresponding to the conductive layer 3.
  • the hollowed out region 9 and the orthographic projection of the hollowed out region 9 on the array substrate 1 covers the orthographic projection of the conductive layer 3 on the array substrate 1.
  • the orthographic projection of the hollow region 9 on the array substrate 1 and the orthographic projection of the conductive layer 3 on the array substrate 1 may include: the orthographic projection of the hollow region 9 on the array substrate 1 is equal to the conductive layer 3 on the array substrate 1.
  • the orthographic projection that is, the two orthographic projections coincide with each other, and the orthographic projection of the hollowed out region 9 on the array substrate 1 is larger than the orthographic projection of the conductive layer 3 on the array substrate 1.
  • the common electrode layer 4 and the conductive layer can be made by providing the region corresponding to the common electrode layer 4 and the conductive layer 3 as the hollow region 9. 3 There is no facing area, so that even if there is a voltage difference between the signal line 2 and the common electrode layer 4, an electric field is not formed between the common electrode layer 4 and the conductive layer 3, and thus a microcurrent is not formed by the liquid crystal.
  • the conductive layer 3 is not electrochemically corroded by the generation of a microcurrent by the liquid crystal due to a voltage difference between the common electrode layer 4 and the signal line 2, thereby avoiding occurrence of a short circuit or an open circuit.
  • the area of the orthographic projection of the hollow region 9 on the array substrate 1 is larger than the area of the orthographic projection of the conductive layer 3 on the array substrate 1.
  • the area of the orthographic projection of the hollow region 9 on the array substrate 1 is larger than the area of the orthographic projection of the conductive layer 3 on the array substrate 1.
  • the edge of the conductive layer 3 may not be caused by the area around the conductive layer 3 and the common electrode. An electric field is generated between the layers 4 to be electrochemically corroded.
  • the distance between the edge of the orthographic projection of the hollow region 9 on the array substrate 1 and the edge of the orthographic projection of the conductive layer 3 on the array substrate 1 is greater than 10 ⁇ m.
  • the edge compared here is the edge of the hollow area 9 and the orthographic projection of the conductive layer 3 on the same side, that is, the edges adjacent to each other.
  • the edge of the conductive layer 3 can be better prevented from being electrically conductive.
  • An electric field is formed between the signal line 2 around the layer 3 and the common electrode layer 4, and a microcurrent is generated by the liquid crystal to electrochemically etch the edge of the conductive layer 3.
  • the conductive layer 3 and the common electrode layer An insulating layer 10 may also be disposed between the four, and the orthographic projection of the insulating layer 10 on the array substrate 1 covers the orthographic projection of the conductive layer 3 on the array substrate 1. It is worth noting that the insulating property of the insulating layer 10 is superior to that of the liquid crystal layer and the alignment film layer, that is, the resistivity of the insulating layer 10 is higher than that of the liquid crystal layer.
  • the insulating layer 10 may be made of a spacer material.
  • the spacer is used to support the array substrate and the opposite substrate pair cassette.
  • the resistivity of the liquid crystal layer is about 10 12 . If the water vapor is mixed under high temperature and high humidity conditions, the resistivity is lowered to about 10 10 to 10 11 .
  • the resistivity of the spacer material is generally around 10 14 to 10 15 .
  • the orthographic projection of the insulating layer 10 on the array substrate 1 and the orthographic projection of the conductive layer 3 on the array substrate 1 may include: the orthographic projection of the insulating layer 10 on the array substrate 1 is equal to that of the conductive layer 3 on the array substrate 1.
  • the orthographic projection that is, the two orthographic projections coincide with each other, and the orthographic projection of the insulating layer 10 on the array substrate 1 is larger than the orthographic projection of the conductive layer 3 on the array substrate 1.
  • the insulating layer 10 between the common electrode layer 4 and the conductive layer 3, although there is a positive area between the common electrode layer 4 and the conductive layer 3, an electric field is also formed, but since the insulating layer 10 is disposed in the common Between the electrode layer 4 and the conductive layer 3, liquid crystal is not present between the common electrode layer 4 and the conductive layer 3, so that even if an electric field is present, a microcurrent is not formed by the liquid crystal flow, and electrochemical corrosion is caused to the conductive layer 3.
  • the insulating layer 10 disposed between the common electrode layer 4 and the conductive layer 3 may be formed by a patterning process with the spacer of the display region 8 (the spacer of the display region 8 is not shown in the drawing), which simplifies Process flow saves production costs.
  • an area of the orthographic projection of the insulating layer on the array substrate is larger than an area of the orthographic projection of the conductive layer on the array substrate.
  • the area of the orthographic projection of the insulating layer 10 on the array substrate 1 is larger than the area of the orthographic projection of the conductive layer 3 on the array substrate 1.
  • the edge of the conductive layer 3 may not be caused by the area around the conductive layer 3 and the common electrode. An electric field is generated between the layers 4 to be electrochemically corroded.
  • the distance between the edge of the insulating layer 10 on the array substrate 1 and the edge of the conductive layer 3 on the array substrate 1 is greater than 10 ⁇ m.
  • the edge to be compared here is the edge of the insulating layer 10 and the conductive layer 3 which are projected on the same side, that is, the edges adjacent to each other.
  • the edge of the conductive layer 3 can be avoided due to the conductive layer 3
  • An electric field is formed between the surrounding area signal line 2 and the common electrode layer 4, and a micro current is generated by the liquid crystal to electrochemically etch the edge of the conductive layer 3.
  • the hollow region 9 may be simultaneously disposed in a region corresponding to the common electrode layer 4 and the conductive layer 3, and the conductive layer 3 and the common layer are The manner in which the insulating layer 10 is disposed between the electrode layers 4 prevents the conductive layer 3 from being subjected to electrochemical corrosion.
  • the hollow region 9 may be provided in a region corresponding to the common electrode layer 4 and the conductive layer 3, or as shown in FIG. 4, in the conductive layer 3 and the common electrode layer 4, respectively.
  • the manner in which the insulating layer 10 is disposed is to prevent the conductive layer 3 from being subjected to electrochemical corrosion, which is not limited herein.
  • the material used for the conductive layer 3 is generally ITO.
  • the conductive layer 3 can also be made of other conductive materials, such as IZO or metal, and is not limited herein.
  • the display region further includes a pixel electrode layer, and the conductive layer 3 is disposed in the same layer as the pixel electrode layer.
  • the pixel electrode layer and the conductive layer 3 are formed by one patterning process, which simplifies the process flow and saves production costs.
  • the signal line 2 may include a gate line, a data line, and any other signal line that can be applied to the above-described scene and has the same function.
  • the driving circuit 6 used is different due to the difference of the signal lines 2, and the driving circuit 6 can be set according to the signal line 2 in practical applications.
  • the signal line 2 may be a data line
  • the driving circuit 6 corresponds to a data signal driving circuit
  • the signal line 2 may be a gate line
  • the driving circuit 6 corresponds to a gate driving circuit
  • an embodiment of the present disclosure further provides a display device, which includes a liquid crystal display panel provided by an embodiment of the present disclosure, and the display device may be: a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, Any product or part that has a display function, such as a navigator.
  • a display device reference may be made to the embodiment of the liquid crystal display panel described above, and the repeated description is omitted.
  • the liquid crystal display panel and the display device include: a oppositely disposed opposite substrate and an array substrate, a driving circuit, and a liquid crystal between the opposite substrate and the array substrate;
  • the array substrate has a display area And a non-display area, wherein the display area is provided with a signal line, and the non-display area is provided with a transfer terminal for connecting the driving circuit and the signal line;
  • the opposite substrate faces the array substrate a common electrode layer is disposed on the side;
  • the transfer terminal includes: a first connection terminal electrically connected to the driving circuit, a second connection terminal electrically connected to the signal line, and covering the first connection terminal and the a conductive layer of the second terminal; the conductive layer is insulated from the common electrode layer.
  • the conductive layer and the common electrode layer cannot be electrically connected by the micro current, so that the common electrode layer and the conductive layer cannot form a micro current between the liquid crystal to generate electricity. Chemical corrosion, thus protecting the conductive layer, preventing the formation of an open circuit between the signal line and the driving circuit, and transmitting signals to improve the display quality.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Abstract

一种液晶显示面板及显示装置，包括：相对设置的对向基板（5）和阵列基板（1）、驱动电路（6）、位于对向基板（5）与阵列基板（1）之间的液晶层（11）；阵列基板（1）具有显示区（8）和非显示区，显示区（8）内设置有信号线（2），非显示区内设置有用于连接驱动电路（6）与信号线（2）的转接端子（7）；对向基板（5）面向阵列基板（1）一侧设置有公共电极层（4）；转接端子（7）包括：与驱动电路（6）电连接的第一接线端子（71），与信号线（2）电连接的第二接线端子（72），以及覆盖第一接线端子（71）和第二接线端子（72）的导电层（3）；导电层（3）与公共电极层（4）绝缘设置。通过将公共电极层（4）与导电层（3）进行绝缘设置，使得导电层（3）与公共电极层（4）之间不能通过微电流导通导致导电层（3）发生电化学腐蚀，防止信号线（2）与驱动电路（6）之间形成断路无法进行信号传输，以提高显示质量。

Description

一种液晶显示面板及显示装置
本公开要求在2017年05月18日提交中国专利局、申请号为201710351819.6、发明名称为“一种液晶显示面板及显示装置”的中国专利申请的优先权，其全部内容通过引用结合在本公开中。
技术领域
本公开涉及显示技术领域，尤其涉及一种液晶显示面板及显示装置。
背景技术
液晶显示面板(LCD，Liquid Crystal Display)具有机身薄、省电、无辐射等众多优点，得到了广泛的应用，如：液晶电视、移动电话、个人数字助理(PDA)、数字相机、计算机屏幕或笔记本电脑屏幕等。
在相关的液晶显示面板的结构中，容易出现导电不良或断路的现象，无法实现信号的有效传输，从而影响显示质量。
发明内容
本公开实施例提供的一种液晶显示面板，包括：相对设置的对向基板和阵列基板、驱动电路、位于所述对向基板与所述阵列基板之间的液晶层；阵列基板具有显示区和非显示区，所述显示区内设置有信号线，所述非显示区内设置有用于连接所述驱动电路与所述信号线的转接端子；所述对向基板面向所述阵列基板一侧设置有公共电极层；所述转接端子包括：与所述驱动电路电连接的第一接线端子，与所述信号线电连接的第二接线端子，以及覆盖所述第一接线端子和所述第二接线端子的导电层；
所述导电层与所述公共电极层绝缘设置，使得所述导电层与所述公共电极层之间不能通过微电流导通。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板中， 所述公共电极层在与所述导电层对应的区域为镂空区域，所述镂空区域在所述阵列基板上的正投影覆盖所述导电层在所述阵列基板上的正投影。
在一种可能的实现方式中，在本公开实施例提供的上述触液晶显示面板中，所述镂空区域在所述阵列基板上的正投影的面积大于所述导电层在所述阵列基板上的正投影的面积。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板中，所述镂空区域在所述阵列基板上的正投影的边缘与所述导电层在所述阵列基板上的正投影的边缘之间的距离大于10μm。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板中，所述导电层与所述公共电极层之间设置有绝缘层，所述绝缘层在所述阵列基板上的正投影覆盖所述导电层在所述阵列基板上的正投影，所述绝缘层的电阻率高于所述液晶层的电阻率。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板中，所述绝缘层的电阻率为10 14～10 15；所述液晶层的电阻率为10 10～10 12。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板，还包括阵列基板与对向基板之间的隔垫物，其中，所述绝缘层的材料与所述隔垫物材料的材料相同。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板中，所述绝缘层在所述阵列基板上的正投影的面积大于所述导电层在所述阵列基板上的正投影的面积。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板中，所述绝缘层在所述阵列基板上的正投影的边缘与所述导电层在所述阵列基板上的正投影的边缘之间的距离大于10μm。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板中，所述导电层所使用的材料为ITO。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板中，所述显示区还包括像素电极层，所述导电层与所述像素电极层同层设置。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板中，所述信号线为数据线，所述驱动电路为数据信号驱动电路。
在一种可能的实现方式中，在本公开实施例提供的上述液晶显示面板中，所述信号线为栅线，所述驱动电路为栅极驱动电路。
本公开实施例提供的一种显示装置，包括本公开实施例提供的上述液晶显示面板。
附图说明
图1为现有技术提供的液晶显示面板的结构示意图之一；
图2为现有技术提供的液晶显示面板的结构示意图之二；
图3为本公开实施例提供的液晶显示面板的结构示意图之一；
图4为本公开实施例提供的液晶显示面板的结构示意图之二；
图5为本公开实施例提供的液晶显示面板的结构示意图之三。
具体实施方式
为了使本公开的目的、技术方案和优点更加清楚，下面将结合附图对本公开作进一步地详细描述，显然，所描述的实施例仅是本公开一部分实施例，而不是全部的实施例。基于本公开中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其它实施例，都属于本公开保护的范围。
附图中各部件的形状和大小不反映真实比例，目的只是示意说明本公开内容。
下面结合附图，对本公开实施例提供的液晶显示面板及显示装置的具体实施方式进行详细地说明。
如图1所示，常规的液晶显示面板的结构一般包括薄膜晶体管阵列基板1(Thin Film Transistor Array Substrate，TFT Array Substrate)、对向基板5、位于对向基板5一侧的公共电极层4、以及配置于两基板间的液晶层11(Liquid  Crystal Layer)，其中，阵列基板1上设置有像素电极、数据线和栅线(像素电极、数据线和栅线在图中未示出)，其工作原理是通过在像素电极和公共电极4上施加驱动电压来控制液晶层11的液晶分子的旋转，以正常显示画面。
目前，如图1和图2所示，常规的显示面板中非显示区的驱动电路6通过转接端子7与显示区8中的信号线2进行连接，其中，转接端子7包括第一接线端子71和第二接线端子72，第一接线端子71与驱动电路6电连接，第二接线端子72与信号线2电连接，第一接线端子71和第二接线端子72的上方设置有导电层3，以实现驱动电路6与信号线2电连接以进行信号的传输，从而实现显示区8的显示。
但是，在常规的显示面板中，由于公共电极层4是覆盖对向基板5的一整层，而从微观角度来讲，配向膜和液晶都不是绝对导电的，液晶会掺杂有离子等。因此，公共电极层4与非显示区的导电层3之间存在正对面积，由于在显示时，导电层3的电压与公共电极层4的电压存在着压差，该压差形成的电场会在公共电极层4与导电层3之间的液晶上产生微电流，从而导致导电层3在微电流的长期电化学作用下会发生腐蚀，出现导电不良或者断路的现象，无法实现信号的有效传输，影响显示质量。
因此，如何避免导电层3受到电化学腐蚀是一个亟待解决的问题。
基于此，本公开实施例提供了一种液晶显示面板，如图2至图4所示，包括：相对设置的对向基板5和阵列基板1、驱动电路6、位于对向基板5与阵列基板1之间的液晶层11；阵列基板1包括显示区8和非显示区，显示区8内设置有信号线2，非显示区内设置有用于连接驱动电路6与信号线2的转接端子7；对向基板5面向阵列基板1一侧设置有公共电极层4；转接端子7包括：与驱动电路6电连接的第一接线端子71，与信号线2电连接的第二接线端子72，以及覆盖第一接线端子71和第二接线端子72的导电层3；导电层3与公共电极层4绝缘设置，使得导电层3与公共电极层4之间不能通过微电流导通。
具体地，本公开实施例提供的上述液晶显示面板，通过将公共电极层4 与导电层3进行绝缘设置，以使公共电极层4与导电层3之间不能够通过液晶形成微电流使导电层发生电化学腐蚀，从而对导电层3进行保护，防止信号线2与驱动电路6之间形成断路无法进行信号传输，以提高显示质量。
可选地，在本公开实施例提供的上述液晶显示面板中，如图2所示，第一接线端子71和第二接线端子72一般均包括多个转接过孔，以分别连接驱动电路6和信号线2。转接过孔的个数在实际应用时，可以根据实际需要进行选择；转接端子7上覆盖的导电层3用于连接第一接线端子71和第二接线端子72，即通过导电层3使驱动电路6和信号线2连接，以使驱动电路6向信号线2发送信号，从而实现液晶显示面板的显示。
可选地，在本公开实施例提供的上述液晶显示面板中，为了实现导电层3与公共电极层4相互绝缘，如图3所示，公共电极层4在与导电层3对应的区域可以为镂空区域9，且镂空区域9在阵列基板1上的正投影覆盖导电层3在阵列基板1上的正投影。
具体地，镂空区域9在阵列基板1上的正投影覆盖导电层3在阵列基板1上的正投影可以包括：镂空区域9在阵列基板1上的正投影等于导电层3在阵列基板1上的正投影，即两个正投影相互重合，以及镂空区域9在阵列基板1上的正投影大于导电层3在阵列基板1上的正投影。
具体地，为了使导电层3与公共电极层4之间不能通过微电流导通，通过将公共电极层4与导电层3对应的区域设置为镂空区域9，可以使公共电极层4与导电层3不存在正对面积，这样即使信号线2与公共电极层4之间存在电压差，公共电极层4与导电层3之间也不会形成电场，进而不会通过液晶形成微电流，因此，导电层3就不会因公共电极层4与信号线2之间存在电压差而通过液晶产生微电流而受到电化学腐蚀了，从而避免了短路或断路的发生。
可选地，在本公开实施例提供的上述液晶显示面板中，镂空区域9在阵列基板1上的正投影的面积大于导电层3在阵列基板1上的正投影的面积。
具体地，使镂空区域9在阵列基板1上的正投影的面积大于导电层3在 阵列基板1上的正投影的面积，可以使导电层3的边缘不会因为导电层3周围区域与公共电极层4之间产生电场而受到电化学腐蚀。
可选地，在本公开实施例提供的上述液晶显示面板中，镂空区域9在阵列基板1上的正投影的边缘与导电层3在阵列基板1上的正投影的边缘之间的距离大于10μm。值得注意的是，这里比较的边缘为镂空区域9和导电层3的正投影在同一侧的边缘，即相互邻近的边缘。
具体地，镂空区域9在阵列基板1上的正投影的边缘与导电层3在阵列基板1上的正投影的边缘之间的距离大于10μm时，可以更好的避免导电层3的边缘由于导电层3周围区域信号线2与公共电极层4之间形成电场，通过液晶产生微电流，对导电层3的边缘进行电化学腐蚀。
除了通过在公共电极层4与导电层3对应的区域设置镂空区域9以外，可选地，如图4所示，在本公开实施例提供的上述液晶显示面板中，导电层3与公共电极层4之间也可以设置有绝缘层10，绝缘层10在阵列基板1上的正投影覆盖导电层3在阵列基板1上的正投影。值得注意的是，绝缘层10的绝缘性能优于液晶层和配向膜层的绝缘性能，即绝缘层10的电阻率高于液晶层的电阻率。例如绝缘层10可以采用隔垫物材料。所述隔垫物用于支撑阵列基板和对向基板对盒。液晶层的电阻率在10 12左右，如果高温高湿条件下，会混入水汽，会降低电阻率至10 10～10 11左右。而隔垫物材料的电阻率一般在10 14～10 15左右。
具体地，绝缘层10在阵列基板1上的正投影覆盖导电层3在阵列基板1上的正投影可以包括：绝缘层10在阵列基板1上的正投影等于导电层3在阵列基板1上的正投影，即两个正投影相互重合，以及绝缘层10在阵列基板1上的正投影大于导电层3在阵列基板1上的正投影。
具体地，通过在公共电极层4与导电层3之间设置绝缘层10，虽然公共电极层4与导电层3之间还存在正对面积，也会形成电场，但是由于绝缘层10设置在公共电极层4与导电层3之间，使得公共电极层4与导电层3之间不存在液晶，因此即使存在电场也不会通过液晶流动形成微电流，对导电层3 产生电化学腐蚀。
具体地，公共电极层4与导电层3之间设置的绝缘层10可以与显示区8的隔垫物(显示区8的隔垫物在图中未示出)通过一次构图工艺形成，简化了工艺流程，节约了生产成本。
可选地，在本公开实施例提供的上述液晶显示面板中，绝缘层在阵列基板上的正投影的面积大于导电层在阵列基板上的正投影的面积。
具体地，使绝缘层10在阵列基板1上的正投影的面积大于导电层3在阵列基板1上的正投影的面积，可以使导电层3的边缘不会因为导电层3周围区域与公共电极层4之间产生电场而受到电化学腐蚀。
可选地，在本公开实施例提供的上述液晶显示面板中，绝缘层10在阵列基板1上的正投影的边缘与导电层3在阵列基板1上的正投影的边缘之间的距离大于10μm。值得注意的是，这里比较的边缘为绝缘层10和导电层3的正投影在同一侧的边缘，即相互邻近的边缘。
具体地，在绝缘层10在阵列基板1上的正投影的边缘与导电层3在阵列基板1上的正投影的边缘之间的距离大于10μm时，可以避免导电层3的边缘由于导电层3周围区域信号线2与公共电极层4之间形成电场，通过液晶产生微电流，对导电层3的边缘进行电化学腐蚀。
可选地，在本公开实施例提供的上述液晶显示面板中，如图5所示，可以同时采用在公共电极层4与导电层3对应的区域设置镂空区域9，以及在导电层3与公共电极层4之间设置绝缘层10的方式，避免导电层3受到电化学腐蚀。或者，如图3所示，也可以单独采用在公共电极层4与导电层3对应的区域设置镂空区域9的方式，或如图4所示，单独采用在导电层3与公共电极层4之间设置绝缘层10的方式，避免导电层3受到电化学腐蚀，在此不作限定。
可选地，在本公开实施例提供的上述液晶显示面板中，导电层3所使用的材料一般为ITO。当然，导电层3也可以采用其它导电材料，例如IZO或金属等，在此不作限定。
可选地，为了减少制备工艺步骤，在本公开实施例提供的上述液晶显示面板中，显示区内还包括像素电极层，导电层3与像素电极层同层设置。这样，通过一次构图工艺形成像素电极层和导电层3，简化了工艺流程，节约了生产成本。
具体地，在本公开实施例提供的上述液晶显示面板中，信号线2可以包括栅线、数据线和其它任何能够应用于上述场景、功能相同的信号线。
具体地，在本公开实施例提供的上述液晶显示面板中，由于信号线2的不同，所使用的驱动电路6也有所不同，在实际应用中可以根据信号线2对驱动电路6进行设置。
可选地，在本公开实施例提供的上述液晶显示面板中，信号线2可以为数据线，驱动电路6对应为数据信号驱动电路。
或者，可选地，在本公开实施例提供的上述液晶显示面板中，信号线2可以为栅线，驱动电路6对应为栅极驱动电路。
基于同一发明构思，本公开实施例还提供了一种显示装置，包括本公开实施例提供的液晶显示面板，该显示装置可以为：手机、平板电脑、电视机、显示器、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。该显示装置的实施可以参见上述液晶显示面板的实施例，重复之处不再赘述。
本公开实施例提供的上述液晶显示面板及显示装置，包括：相对设置的对向基板和阵列基板、驱动电路、位于所述对向基板与所述阵列基板之间的液晶；阵列基板具有显示区和非显示区，所述显示区内设置有信号线，所述非显示区内设置有用于连接所述驱动电路与所述信号线的转接端子；所述对向基板面向所述阵列基板一侧设置有公共电极层；所述转接端子包括：与所述驱动电路电连接的第一接线端子，与所述信号线电连接的第二接线端子，以及覆盖所述第一接线端子和所述第二接线端子的导电层；所述导电层与所述公共电极层绝缘设置。通过将公共电极层与导电层进行绝缘设置，使得导电层与公共电极层之间不能通过微电流导通，以使公共电极层与导电层之间 不能够通过液晶形成微电流使导电层发生电化学腐蚀，从而对导电层进行保护，防止信号线与驱动电路之间形成断路无法进行信号传输，以提高显示质量。
显然，本领域的技术人员可以对本公开进行各种改动和变型而不脱离本公开的精神和范围。这样，倘若本公开的这些修改和变型属于本公开权利要求及其等同技术的范围之内，则本公开也意图包含这些改动和变型在内。

Claims (14)

  1. 一种液晶显示面板，其中，包括：相对设置的对向基板和阵列基板、驱动电路、位于所述对向基板与所述阵列基板之间的液晶层；阵列基板具有显示区和非显示区，所述显示区内设置有信号线，所述非显示区内设置有转接端子；所述对向基板面向所述阵列基板一侧设置有公共电极层；所述转接端子包括：与所述驱动电路电连接的第一接线端子，与所述信号线电连接的第二接线端子，以及覆盖所述第一接线端子和所述第二接线端子的导电层；
    所述导电层与所述公共电极层绝缘设置，使得所述导电层与所述公共电极层之间不能通过微电流导通。
  2. 如权利要求1所述的液晶显示面板，其中，所述公共电极层在与所述导电层对应的区域为镂空区域，所述镂空区域在所述阵列基板上的正投影覆盖所述导电层在所述阵列基板上的正投影。
  3. 如权利要求2所述的液晶显示面板，其中，所述镂空区域在所述阵列基板上的正投影的面积大于所述导电层在所述阵列基板上的正投影的面积。
  4. 如权利要求3所述的液晶显示面板，其中，所述镂空区域在所述阵列基板上的正投影的边缘与所述导电层在所述阵列基板上的正投影的边缘之间的距离大于10μm。
  5. 如权利要求1所述的液晶显示面板，其中，所述导电层与所述公共电极层之间设置有绝缘层，所述绝缘层在所述阵列基板上的正投影覆盖所述导电层在所述阵列基板上的正投影，所述绝缘层的电阻率高于所述液晶层的电阻率。
  6. 如权利要求5所述的液晶显示面板，其中，所述绝缘层的电阻率为10 14～10 15；所述液晶层的电阻率为10 10～10 12。
  7. 如权利要求6所述的液晶显示面板，还包括阵列基板与对向基板之间的隔垫物，其中，所述绝缘层的材料与所述隔垫物材料的材料相同。
  8. 如权利要求5所述的液晶显示面板，其中，所述绝缘层在所述阵列基 板上的正投影的面积大于所述导电层在所述阵列基板上的正投影的面积。
  9. 如权利要求8所述的液晶显示面板，其中，所述绝缘层在所述阵列基板上的正投影的边缘与所述导电层在所述阵列基板上的正投影的边缘之间的距离大于10μm。
  10. 如权利要求1-9任一项所述的液晶显示面板，其中，所述导电层所使用的材料为ITO。
  11. 如权利要求1-9任一项所述的液晶显示面板，其中，所述显示区内还包括像素电极层，所述导电层与所述像素电极层同层设置。
  12. 如权利要求1-9任一项所述的液晶显示面板，其中，所述信号线为数据线，所述驱动电路为数据信号驱动电路。
  13. 如权利要求1-9任一项所述的液晶显示面板，其中，所述信号线为栅线，所述驱动电路为栅极驱动电路。
  14. 一种显示装置，其中，包括如权利要求1-13任一项所述的液晶显示面板。
PCT/CN2018/077158 2017-05-18 2018-02-24 一种液晶显示面板及显示装置 WO2018210025A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/308,927 US10761357B2 (en) 2017-05-18 2018-02-24 Liquid crystal display panel and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710351819.6 2017-05-18
CN201710351819.6A CN106940502B (zh) 2017-05-18 2017-05-18 一种液晶显示面板及显示装置

Publications (1)

Publication Number Publication Date
WO2018210025A1 true WO2018210025A1 (zh) 2018-11-22

Family

ID=59465117

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/077158 WO2018210025A1 (zh) 2017-05-18 2018-02-24 一种液晶显示面板及显示装置

Country Status (3)

Country Link
US (1) US10761357B2 (zh)
CN (1) CN106940502B (zh)
WO (1) WO2018210025A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108563050B (zh) 2018-05-31 2020-10-30 成都天马微电子有限公司 液晶移相器和天线
CN108615962B (zh) * 2018-07-18 2020-06-30 成都天马微电子有限公司 液晶移相器和天线
CN108808181B (zh) * 2018-07-20 2020-05-29 成都天马微电子有限公司 液晶移相器和天线
CN110376805A (zh) * 2019-07-22 2019-10-25 深圳市华星光电技术有限公司 一种液晶显示面板及其显示装置
CN112666764A (zh) * 2020-12-30 2021-04-16 深圳市华星光电半导体显示技术有限公司 一种液晶显示面板及其制作方法、显示装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6246460B1 (en) * 1998-11-20 2001-06-12 U.S. Philips Corporation Active matrix liquid crystal display devices
CN1729422A (zh) * 2003-01-30 2006-02-01 三星电子株式会社 液晶显示装置
CN103472606A (zh) * 2013-09-27 2013-12-25 京东方科技集团股份有限公司 一种液晶显示面板及显示装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4004672B2 (ja) * 1998-12-28 2007-11-07 シャープ株式会社 液晶表示装置用基板及びその製造方法
JP3963843B2 (ja) * 2002-03-22 2007-08-22 シャープ株式会社 回路基板の接続構造およびその形成方法、ならびに回路基板の接続構造を有する表示装置
US7710739B2 (en) * 2005-04-28 2010-05-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6246460B1 (en) * 1998-11-20 2001-06-12 U.S. Philips Corporation Active matrix liquid crystal display devices
CN1729422A (zh) * 2003-01-30 2006-02-01 三星电子株式会社 液晶显示装置
CN103472606A (zh) * 2013-09-27 2013-12-25 京东方科技集团股份有限公司 一种液晶显示面板及显示装置

Also Published As

Publication number Publication date
US20190227370A1 (en) 2019-07-25
CN106940502A (zh) 2017-07-11
US10761357B2 (en) 2020-09-01
CN106940502B (zh) 2021-11-26

Similar Documents

Publication Publication Date Title
WO2018210025A1 (zh) 一种液晶显示面板及显示装置
US9638975B2 (en) Method for manufacturing COA liquid crystal panel comprising color resist blocks having first and second intersection zones and COA liquid crystal panel
JP4386862B2 (ja) 液晶表示装置及びその製造方法
JP5335628B2 (ja) 液晶表示装置
US10217778B2 (en) Array substrate and manufacturing method thereof
US10310338B2 (en) Manufacture method of IPS TFT-LCD array substrate and IPS TFT-LCD array substrate
US10790306B2 (en) Display substrate, manufacturing method thereof and display device
US9952476B2 (en) Array substrate and display device
US20130120679A1 (en) Liquid crystal panel and manufacturing method thereof, and liquid crystal display device
US10495930B2 (en) Array substrate, display device and manufacturing method of the array substrate
US10928686B2 (en) Array substrate, liquid crystal display panel and display device
US9835921B2 (en) Array substrate, manufacturing method thereof and display device
US10211232B2 (en) Manufacture method of array substrate and array substrate manufactured by the method
US10181484B2 (en) TFT substrate manufacturing method and TFT substrate
CN109581758A (zh) 显示面板及显示装置
US10396100B2 (en) Array substrate, display panel and pixel patching method
KR20070071798A (ko) 액정 표시장치와 그의 제조방법
JP6943361B2 (ja) Ｃｏａ型液晶パネルの製造方法及びｃｏａ型液晶パネル
WO2019056521A1 (zh) 阵列基板、显示面板及像素修补方法
US20180239204A1 (en) Fringe field switching (ffs) mode array substrate and manufacturing method therefor
US20170276845A1 (en) Color filter array panel and a display device including the same
CN107678203B (zh) 彩膜基板及其制作方法和液晶显示面板
US20190088682A1 (en) Array substrate, method for manufacturing the same and display device
WO2019033505A1 (zh) 一种阵列基板及该阵列基板的制备方法
CN114967257B (zh) 显示面板及其制作方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18801419

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18801419

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 03.04.2020)

122 Ep: pct application non-entry in european phase

Ref document number: 18801419

Country of ref document: EP

Kind code of ref document: A1