WO2018161926A1 - 像素电路及其驱动方法、显示面板及显示装置 - Google Patents

像素电路及其驱动方法、显示面板及显示装置 Download PDF

Info

Publication number
WO2018161926A1
WO2018161926A1 PCT/CN2018/078369 CN2018078369W WO2018161926A1 WO 2018161926 A1 WO2018161926 A1 WO 2018161926A1 CN 2018078369 W CN2018078369 W CN 2018078369W WO 2018161926 A1 WO2018161926 A1 WO 2018161926A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
voltage
sub
driving
control
Prior art date
Application number
PCT/CN2018/078369
Other languages
English (en)
French (fr)
Inventor
钱先锐
Original Assignee
京东方科技集团股份有限公司
合肥鑫晟光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 合肥鑫晟光电科技有限公司 filed Critical 京东方科技集团股份有限公司
Priority to US16/343,718 priority Critical patent/US10679552B2/en
Publication of WO2018161926A1 publication Critical patent/WO2018161926A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3266—Details of drivers for scan electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/04—Maintaining the quality of display appearance
    • G09G2320/043—Preventing or counteracting the effects of ageing
    • G09G2320/045—Compensation of drifts in the characteristics of light emitting or modulating elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0626—Adjustment of display parameters for control of overall brightness

Definitions

  • the present disclosure relates to the field of display technologies, and in particular, to a pixel circuit and a driving method thereof, a display panel, and a display device.
  • the organic light-emitting display (English name: Organic Light-Emitting Diode, OLED for short) has the advantages of low energy consumption, low production cost, self-illumination, wide viewing angle and fast response.
  • OLEDs in mobile phones, handheld computers (English name: Personal Digital Assistant, English name: PAD), digital cameras and other display fields have begun to gradually replace the traditional liquid crystal display.
  • a pixel circuit comprising: a first control sub-circuit, a second control sub-circuit, a current detecting sub-circuit, a driving sub-circuit, and an energy storage sub-circuit;
  • the first control sub-circuit is connected to the data voltage terminal, the first scan signal end, and the first node, for transmitting the voltage of the data voltage terminal to the first node under the control of the voltage of the first scan signal end;
  • the second control sub-circuit is connected to the control end of the driving sub-circuit, the second scanning signal end, and the first node, for transmitting the voltage of the first node under the control of the voltage of the second scanning signal end To the control end of the drive subcircuit;
  • the current detecting sub-circuit is connected to the first level end, the second level end, and the first node, for outputting a detection current and detecting a current value of the detection current under the control of the voltage of the first node;
  • the input end of the driving sub-circuit is connected to the third level end, and the output end of the driving sub-circuit is connected to the second level end for outputting a driving current under the control of the voltage of the control end of the driving sub-circuit;
  • the energy storage sub-circuit is connected to the first node and the second level terminal for storing electrical energy.
  • the pixel circuit further includes a display sub-circuit, the input end of the display sub-circuit is connected to the third level end, and the output end is connected to the input end of the driving sub-circuit for driving under the driving current Display grayscale;
  • the first control sub-circuit comprises: a first transistor.
  • the first pole of the first transistor is connected to the data voltage end, the second pole of the first transistor is connected to the first node, and the gate of the first transistor is connected to the first scan signal end.
  • the second control sub-circuit comprises: a second transistor. a first pole of the second transistor is connected to the first node, a second pole of the second transistor is connected to a control end of the driving sub-circuit, and a gate of the second transistor is connected to the second scan signal end.
  • the current detecting subcircuit includes: a current detecting device and a third transistor. An input end of the current detecting device is connected to the first level end, an output end of the current detecting device is connected to a first pole of the third transistor, and a second pole of the third transistor is connected to the second current Flat end, the gate of the third transistor is connected to the first node.
  • the driving sub-circuit is a driving transistor
  • an input end of the driving sub-circuit is a source of a driving transistor
  • a control end of the driving sub-circuit is a gate of a driving transistor
  • an output of the driving sub-circuit The terminal is the drain of the driving transistor.
  • the display sub-circuit comprises: an organic light emitting diode.
  • An anode of the organic light emitting diode is connected to the third level end, and a cathode of the organic light emitting diode is connected to an input end of the driving sub circuit.
  • the energy storage sub-circuit includes: a first capacitor.
  • the first pole of the first capacitor is connected to the first node, and the second pole of the first capacitor is connected to the second level terminal.
  • the first transistor and the second transistor are both N-type transistors; or the first transistor and the second transistor are both P-type transistors.
  • a method of driving a pixel circuit for driving the pixel circuit of any of the above aspects comprising:
  • the first control sub-circuit transmits the voltage of the data voltage terminal to the first node under the control of the voltage of the first scan signal terminal; the voltage detection of the current detecting sub-circuit at the first node Outputting a detection current and detecting a current value of the detection current; adjusting a voltage of the data voltage terminal, and acquiring a first voltage of the first node at a time when the detection current is equal to an initial current; according to the first a voltage acquisition compensation voltage; wherein the compensation voltage is a voltage difference between the first voltage and the initial voltage; and the initial current is a current value of the detection current when the voltage of the first node is an initial voltage in an initial state;
  • the data voltage terminal inputs a second voltage according to the display driving voltage and the compensation voltage; wherein the second voltage is a sum of the display driving voltage and the compensation voltage; the first controller The circuit transmits the second voltage of the data voltage terminal to the first node under the control of the voltage of the first scan signal end; the second control sub-circuit will be first under the control of the voltage of the second scan signal terminal a second voltage of the node is transmitted to a control end of the driving sub-circuit; the driving sub-circuit outputs a driving current under control of a voltage of a control end of the driving sub-circuit;
  • the energy storage sub-circuit maintains the first node voltage as a second voltage
  • the second control sub-circuit transmits the second voltage of the first node under the control of the voltage of the second scan signal end To the control terminal of the driving sub-circuit;
  • the driving sub-circuit outputs a driving current under the control of the voltage of the control terminal of the driving sub-circuit.
  • a display panel comprising the pixel circuit of any of the above aspects.
  • a display device comprising the pixel circuit of any of the above aspects.
  • FIG. 1 is a circuit diagram of an exemplary pixel circuit
  • FIG. 2a is a schematic structural diagram of a pixel circuit according to an embodiment of the present disclosure
  • FIG. 2b is a schematic structural diagram of the improved pixel circuit shown in FIG. 2a;
  • FIG. 3 is a circuit diagram of a pixel circuit according to an embodiment of the present disclosure.
  • FIG. 4 is a flow chart of steps of a method for driving a pixel circuit according to an embodiment of the present disclosure
  • FIG. 5 is a timing diagram of respective signals in a pixel circuit according to an embodiment of the present disclosure.
  • the transistors employed in all embodiments of the present disclosure may each be a thin film transistor or a field effect transistor or other device having the same characteristics, and the transistors employed in the embodiments of the present disclosure are mainly switching transistors according to the functions in the circuit. Since the source and drain of the switching transistor used here are symmetrical, the source and the drain are interchangeable. In the embodiment of the present disclosure, in order to distinguish the two poles of the transistor except the gate, the source is referred to as a first pole, and the drain is referred to as a second pole. According to the form in the drawing, the middle end of the transistor is the gate, the signal input end is the source, and the signal output end is the drain.
  • the switching transistor used in the embodiment of the present disclosure includes a P-type switching transistor and an N-type switching transistor, wherein the P-type switching transistor is turned on when the gate is at a low level, and is turned off when the gate is at a high level, and the N-type switching transistor is turned off. It is turned on when the gate is high and turned off when the gate is low.
  • the driving transistor includes a P-type and an N-type, wherein the P-type driving transistor is in an amplified state when the gate voltage is low (the gate voltage is less than the source voltage), and the absolute value of the gate-source voltage difference is greater than the threshold voltage Or a saturated state; wherein the gate voltage of the N-type driving transistor is at a high level (the gate voltage is greater than the source voltage), and the absolute value of the voltage difference of the gate source is greater than the threshold voltage, and is in an amplified state or a saturated state.
  • the threshold voltage and mobility of different drive transistors (English name: Thin Film Transistor, English abbreviation: TFT) may vary.
  • This difference translates into the difference in current and brightness of the OLED display device and is perceived by the human eye, and the threshold voltage and mobility of the driving transistor during the long-term use of the OLED also cause drift, and the drift of each part of the OLED drive transistor The amount is different, which further causes the difference in display brightness, which greatly affects the uniformity and service life of the OLED.
  • the embodiment of the present disclosure further provides a pixel circuit.
  • the pixel circuit includes: a first control sub-circuit 21, a second control sub-circuit 22, a current detecting sub-circuit 23, and a driving sub-circuit. 24 and energy storage subcircuit 26.
  • the first control sub-circuit 21 is connected to the data voltage terminal Vdata, the first scan signal terminal S1, and the first node a for transmitting the voltage of the data voltage terminal Vdata to the first voltage under the control of the voltage of the first scan signal terminal S1.
  • the second control sub-circuit 22 is connected to the control terminal g of the driving sub-circuit 24, the second scanning signal terminal S2, and the first node a for transmitting the voltage of the first node a under the control of the voltage of the second scanning signal terminal S2.
  • the current detecting sub-circuit 23 is connected to the first level terminal V1, the second level terminal V2, and the first node a for outputting the detection current and detecting the current value of the detection current under the control of the voltage of the first node a;
  • the input terminal s of the driving sub-circuit 24 is connected to the third level terminal V3, and the output terminal d of the driving sub-circuit 24 is connected to the second level terminal V2 for outputting the driving current under the control of the voltage of the control terminal g of the driving sub-circuit 24;
  • the energy storage subcircuit 26 connects the first node a and the second level terminal V2 for storing electrical energy.
  • the pixel circuit provided by the embodiment of the present disclosure includes: a first control sub-circuit, a second control sub-circuit, a current detecting sub-circuit, a driving sub-circuit, and an energy storage sub-circuit, wherein the first control sub-circuit can be in the first scanning signal
  • the voltage of the data voltage terminal is transmitted to the first node under the control of the voltage of the terminal, and the second control sub-circuit can transmit the voltage of the first node to the control terminal of the driving sub-circuit under the control of the voltage of the second scanning signal terminal;
  • the current detector The circuit may output a detection current and a current value of the detection current under the control of the voltage of the first node;
  • the driving sub-circuit may output a driving current under the control of the voltage of the control terminal of the driving sub-circuit;
  • the energy storage sub-circuit may store the electric energy Therefore, the pixel circuit provided in the above embodiment can adjust the input voltage of the data voltage terminal to make the current value output by the current detecting
  • the compensation voltage value is added to the data voltage and output at the data voltage terminal, thereby compensating the driving circuit. Because the above compensation method can directly compensate the current outputted by the driving sub-circuit, the driving transistor can be compensated for from all the performance changes, and then Enhance OLED display uniformity and increase OLED lifetime.
  • the display sub-circuit 25 can be connected to the pixel circuit.
  • the input end of the display sub-circuit 25 is connected to the third level terminal V3, and the output terminal is connected to the input terminal s of the driving sub-circuit 24.
  • the display sub-circuit 25 can be displayed under the compensated current.
  • the first control sub-circuit 21 includes a first transistor T1.
  • the first transistor T1 has a first pole connected to the data voltage terminal Vdata, the second transistor of the first transistor T1 is connected to the first node a, and the gate of the first transistor T1 is connected to the first scan signal terminal S1.
  • the second control subcircuit 22 includes a second transistor T2.
  • the first transistor of the second transistor T2 is connected to the first node a, the second electrode of the second transistor T2 is connected to the control terminal g of the driving sub-circuit 24, and the gate of the second transistor T2 is connected to the second scanning signal terminal S2.
  • the current detecting sub-circuit 23 includes: a current detecting device A1 and a third transistor T3;
  • the input end of the current detecting device A1 is connected to the first level terminal V1
  • the output end of the current detecting device is connected to the first pole of the third transistor T3
  • the second electrode of the third transistor T3 is connected to the second level terminal V2
  • the third transistor The gate of T3 is connected to the first node a.
  • the current detecting device may be an ammeter.
  • the driving sub-circuit 24 is the driving transistor T4, the input terminal s of the driving sub-circuit 24 is the source of the driving transistor T4, the control terminal g of the driving sub-circuit 24 is the gate of the driving transistor T4, and the output terminal d of the driving sub-circuit 24 is The drain of the transistor T4 is driven.
  • the display sub-circuit 25 may include an organic light emitting diode OLED;
  • the anode of the organic light emitting diode OLED is connected to the third level terminal V3, and the cathode of the organic light emitting diode OLED is connected to the input end s of the driving subcircuit 24.
  • the energy storage subcircuit 26 includes a first capacitor C1.
  • the first pole of the first capacitor C1 is connected to the first node a, and the second pole of the first capacitor C1 is connected to the second level terminal V2.
  • the first transistor T1 and the second transistor T2 are both N-type transistors; or the first transistor T1 and the second transistor T2 are both P-type transistors.
  • the embodiment of the present disclosure provides a driving method of a pixel circuit, which is used to drive the pixel circuit provided by any of the above embodiments.
  • the driving method includes the following steps:
  • the first control sub-circuit transmits the voltage of the data voltage terminal to the first node under the control of the voltage of the first scan signal end; the current detecting sub-circuit outputs the detection current and the detection under the control of the voltage of the first node The current value of the detection current is adjusted; the voltage of the data voltage terminal is adjusted, and when the detection current is equal to the initial current, the first voltage of the first node at this time is acquired; and the compensation voltage is obtained according to the first voltage.
  • the compensation voltage is a voltage difference between the first voltage and the initial voltage; the initial current is a current value that detects the current when the voltage of the first node is the initial voltage.
  • the initial state in the above embodiment refers to a state before the performance of the transistor in the pixel circuit is not shifted.
  • the state before the pixel circuit is put into use.
  • the relationship between the initial voltage and the initial current is: in the initial state, a voltage is applied to the first node (a voltage can be applied to the data voltage terminal through the peripheral circuit, and the voltage is transmitted to the first node), and the time is recorded.
  • the current value detected by the current detecting sub-circuit is the voltage applied to the first node and the current value detected by the current detecting sub-circuit are the initial voltage and the initial current, respectively.
  • the initial state a voltage of 5 V is applied to the first node, and the current detected by the current detecting sub-circuit is 0.1 A, and the initial voltage is 5 V, and the initial current is 0.1 A.
  • the initial current also changes with the initial voltage, so in actual use, it is only necessary to apply any voltage value to the first node. Then, the current value detected by the current detecting sub-circuit at this time can be recorded.
  • the voltage of the data voltage terminal Vdata when adjusting the voltage of the data voltage terminal Vdata, the voltage of the data voltage terminal Vdata can be gradually adjusted from large to small, and the current value of the corresponding detection current gradually changes from large to small; in addition, the data can also be The voltage of the voltage terminal Vdata is gradually adjusted from small to large, and the current value of the corresponding detection current gradually changes from small to large.
  • the pixel circuit after the pixel circuit is used for a period of time, its threshold voltage and mobility will drift. At this time, even if an initial voltage is applied to the data voltage terminal Vdata, it is difficult to obtain a desired initial current in the pixel circuit.
  • the voltage initial value of the data voltage terminal Vdata can be made the initial voltage, and then gradually increased from the initial voltage until the detection current is equal to the initial current.
  • the data voltage terminal inputs the second voltage according to the display driving voltage and the compensation voltage;
  • the first control sub-circuit transmits the second voltage of the data voltage terminal to the first node under the control of the voltage of the first scanning signal end;
  • the second control sub-circuit transmits the second voltage of the first node to the control end of the driving sub-circuit under the control of the voltage of the second scanning signal terminal;
  • the driving sub-circuit outputs the driving current under the control of the voltage of the control terminal of the driving sub-circuit;
  • the display sub-circuit When the display sub-circuit is connected to the pixel circuit, the display sub-circuit displays the gray scale driven by the drive current.
  • the second voltage is a sum of the display driving voltage and the compensation voltage.
  • the display driving voltage in the above embodiment refers to a voltage value to be applied to the control terminal of the driving sub-circuit among the display signals for driving the display panel display image.
  • the energy storage sub-circuit maintains the voltage of the first node as the second voltage
  • the second control sub-circuit transmits the second voltage of the first node to the control of the driving sub-circuit under the control of the voltage of the second scanning signal end.
  • the driving sub-circuit outputs a driving current under the control of the voltage of the control terminal of the driving sub-circuit; when the display sub-circuit is connected in the pixel circuit, the display sub-circuit displays the gray level driven by the driving current.
  • the first control sub-circuit transmits the voltage of the data voltage terminal to the first node, and the current detecting sub-circuit outputs the detection current under the control of the voltage of the first node.
  • the first control sub-circuit is in the first scan
  • the second voltage of the data voltage terminal (the second voltage is the sum of the display driving voltage and the compensation voltage) is transmitted to the first node under the control of the voltage of the signal terminal, and then the second control sub-circuit transmits the second voltage of the first node to the driving
  • the control terminal of the sub-circuit causes the driving sub-circuit to output a driving current.
  • the display sub-circuit When the display sub-circuit is connected, the display sub-circuit displays the gray level under the driving current driving; in the third stage, the energy storage sub-circuit can maintain the first node voltage Is a second voltage, so that the driving current outputted by the driving sub-circuit can be kept unchanged, and when the display sub-circuit is connected, the display is Path can always displayed in gray scale driving of the driving current. Therefore, the pixel circuit provided by the above embodiment can adjust the input voltage of the data voltage terminal to make the current value of the detection current output by the current detecting sub-circuit equal to the detection current output by the current detecting sub-circuit in the initial state, and further according to the voltage of the current data voltage terminal.
  • the initial voltage value obtains the compensation voltage value, and then the compensation voltage value is added to the data voltage at the data voltage terminal when the display is driven, thereby compensating the driving circuit, because the above compensation method can directly compensate the current outputted by the driving sub-circuit. Therefore, the drive transistor can be compensated for from all changes in performance, thereby enhancing OLED display uniformity and increasing OLED lifetime.
  • the first level terminal V1 provides a high level
  • the second level terminal V2 provides a low level
  • the third level terminal V3 provides a high level
  • all transistors in the pixel circuit shown in FIG. 3 are N-type transistors.
  • the second level terminal V2 can be grounded.
  • FIG. 5 A timing chart of the voltage of the data voltage terminal Vdata, the first scan signal of the first scan signal terminal S1, and the second scan signal of the second scan signal terminal S2 is shown in FIG.
  • a three-stage timing state is provided as shown in FIG. 5, where the first phase is t1, the second phase is t2, and the third phase is t3.
  • the first scan signal terminal S1 outputs a high level
  • the first transistor T1 is turned on
  • the voltage of the data voltage terminal Vdata can be transmitted to the first node a through the first transistor T1, and then to the gate of the third transistor T3.
  • a voltage can be applied to the gate of the third transistor T3, so that a current flows through the current detecting means A1 and the third transistor T3, and the ammeter A1 can detect the current value of the detected current.
  • the voltage of the data voltage terminal Vdata By adjusting the voltage of the data voltage terminal Vdata, the voltage of the first node a can be adjusted, thereby adjusting the voltage of the gate of the third transistor T3, and changing the currents of the current detecting device A1 and the third transistor T3.
  • the voltage value input by the data voltage terminal Vdata (ie, the voltage of the first node) is recorded as the first voltage V1 (exemplary, as shown in FIG. 5, in the t1 phase
  • the voltage of the data voltage terminal Vdata can be adjusted to change from small to large until the current meter A1 detects that the detection current is equal to the initial current, that is, the voltage of the data voltage terminal Vdata is V1, and the voltage of the data voltage terminal Vdata is stopped);
  • the second transistor T2 since the first scan signal terminal S1 outputs a low level, the second transistor T2 is turned off, and the voltage cannot be transmitted to the gate of the driving transistor T4, so when the organic light emitting diode OLED is connected in the pixel circuit, no current flows. In the organic light emitting diode OLED, the pixel circuit does not display gray scale.
  • the data voltage terminal Vdata inputs a second voltage (the sum of the display driving voltage V3 and the compensation voltage V2) and the first scanning signal terminal S1 and the second scanning signal terminal S2 both input a high level, so the second voltage of the data voltage terminal
  • the first transistor T1 and the second transistor T2 are transmitted to the gate of the driving transistor T4, and since the driving transistor T4 and the third transistor T3 are in the same operating condition (ie, in the same working state), the driving transistor T4 and the third
  • the current change of the transistor T3 is equal, and since the voltage applied to the gate of the driving transistor T4 is the sum of the display driving voltage and the compensation voltage, the display driving voltage to be applied to the gate of the driving transistor T4 is added to the compensation voltage output.
  • the output current value of the driving transistor T4 can be compensated so that the driving transistor outputs a stable driving current.
  • the organic light emitting diode OLED displays gray scale driven by driving current, thereby enhancing OLED display uniformity and increasing OLED lifetime.
  • the first scan signal terminal S1 and the second scan signal terminal S2 are both input with a low level, and the first transistor T1 and the second transistor T2 are both turned off. Since the first capacitor C1 is charged in the second phase t2, the voltage is the first Two voltages, and there is no discharge path in this stage, so the first capacitor C1 can keep the voltage of the first node a always the second voltage, so that the driving current outputted by the third transistor T3 can be kept unchanged, and the organic light emitting diode OLED has been A stable gray scale value is displayed driven by the drive current.
  • each transistor in the above embodiment may also be a P-type transistor. If all the transistors are P-type transistors, only the timing state of each input signal of the pixel circuit needs to be re-adjusted, for example, adjusting the first level end.
  • V1 provides a low level, adjusting the first scan signal terminal S1 of the t1 phase in FIG. 5 to input a low level, adjusting the second scan signal terminal S2 of the t1 phase to input a high level, and other signals are also adjusted to a timing signal with opposite phases.
  • an N-type transistor and a P-type transistor can also be used at the same time.
  • the pixels are The use of a uniform type of transistor in the circuit is more advantageous for the process of the pixel circuit.
  • An embodiment of the present disclosure provides a display panel, which includes the pixel circuit provided by any of the above embodiments.
  • the display panel can be an OLED display panel.
  • An embodiment of the present disclosure provides a display device including the pixel circuit provided by any of the above embodiments.
  • the display device may be any product or component having a display function such as an electronic paper, a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator, and the like.
  • a display function such as an electronic paper, a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator, and the like.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of El Displays (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

提供一种像素电路，包括：第一控制子电路、第二控制子电路、电流检测子电路、驱动子电路以及储能子电路；第一控制子电路用于在第一扫描信号端的电压的控制下将数据电压端的电压传输至第一节点；第二控制子电路用于在第二扫描信号端的电压的控制下将第一节点的电压传输至驱动子电路的控制端；电流检测子电路用于在第一节点的电压的控制下输出检测电流以及检测检测电流的电流值；驱动子电路用于在驱动子电路的控制端的电压的控制下输出驱动电流；储能子电路用于存储电能。

Description

像素电路及其驱动方法、显示面板及显示装置
相关申请的交叉引用
本申请要求于2017年3月8日提交中国专利局、申请号为201710136169.3、名称为“一种像素电路及其驱动方法、显示装置”的中国专利申请的优先权，其全部内容通过引用结合在本申请中。
技术领域
本公开涉及显示技术领域，尤其涉及一种像素电路及其驱动方法、显示面板及显示装置。
背景技术
有机发光显示器(英文名称：Organic Light-Emitting Diode,简称：OLED)作为新一代显示器，具有低能耗、生产成本低、自发光、宽视角及响应速度快等优点。目前，在手机、掌上电脑(英文名称：Personal Digital Assistant，英文名称：PAD)、数码相机等显示领域OLED已经开始逐渐取代传统的液晶显示屏。
公开内容
第一方面，提供一种像素电路，所述像素电路包括：第一控制子电路、第二控制子电路、电流检测子电路、驱动子电路以及储能子电路；
所述第一控制子电路连接数据电压端、第一扫描信号端以及第一节点，用于在所述第一扫描信号端的电压的控制下将所述数据电压端的电压传输至第一节点；
所述第二控制子电路连接所述驱动子电路的控制端、第二扫描信号端以及所述第一节点，用于在所述第二扫描信号端的电压的控制下将第一节点的电压传输至所述驱动子电路的控制端；
所述电流检测子电路连接第一电平端、第二电平端以及所述第一节点，用于在所述第一节点的电压的控制下输出检测电流以及检测所述检测电流的电流值；
所述驱动子电路的输入端连接第三电平端，所述驱动子电路的输出端连接所述第二电平端，用于在所述驱动子电路的控制端的电压的控制下输出驱动电流；
所述储能子电路连接所述第一节点以及所述第二电平端，用于存储电能。
可选的，所述像素电路还包括显示子电路，所述显示子电路的输入端连接第三电平端、输出端连接所述驱动子电路的输入端，用于在所述驱动电流的驱动下显示灰阶；
可选的，所述第一控制子电路包括：第一晶体管。所述第一晶体管的第一极连接所述数据电压端，所述第一晶体管的第二极连接所述第一节点，所述第一晶体管的栅极连接所述第一扫描信号端。
可选的，所述第二控制子电路包括：第二晶体管。所述第二晶体管的第一极连接所述第一节点，所述第二晶体管的第二极连接所述驱动子电路的控制端，所述第二晶体管的栅极连接所述第二扫描信号端。
可选的，所述电流检测子电路包括：电流检测装置以及第三晶体管。所述电流检测装置的输入端连接所述第一电平端，所述电流检测装置的输出端连接所述第三晶体管的第一极；所述第三晶体管的第二极连接所述第二电平端，所述第三晶体管的栅极连接所述第一节点。
可选的，所述驱动子电路为驱动晶体管，所述驱动子电路的输入端为驱动晶体管的源极，所述驱动子电路的控制端为驱动晶体管的栅极，所述驱动子电路的输出端为驱动晶体管的漏极。
可选的，所述显示子电路包括：有机发光二极管。所述有机发光二极管的阳极连接所述第三电平端，所述有机发光二极管的阴极连接所述驱动子电路的输入端。
可选的，所述储能子电路包括：第一电容。所述第一电容的第一极连接所述第一节点，所述第一电容的第二极连接所述第二电平端。
可选的，所述第一晶体管和所述第二晶体管均为N型晶体管；或者所述第一晶体管和所述第二晶体管均为P型晶体管。
第二方面，提供一种像素电路的驱动方法，用于驱动上述第一方面任 一项所述的像素电路，所述方法包括：
第一阶段，第一控制子电路在所述第一扫描信号端的电压的控制下将所述数据电压端的电压传输至第一节点；所述电流检测子电路在所述第一节点的电压的控制下输出检测电流以及检测所述检测电流的电流值；调节所述数据电压端的电压，当所述检测电流等于初始电流时，获取此时所述第一节点的第一电压；根据所述第一电压获取补偿电压；其中，补偿电压为第一电压与初始电压的电压差；初始电流为在初始状态且第一节点的电压为初始电压时所述检测电流的电流值；
第二阶段，所述数据电压端根据显示驱动电压和所述补偿电压输入第二电压；其中，所述第二电压为所述显示驱动电压和所述补偿电压的和；所述第一控制子电路在所述第一扫描信号端的电压的控制下将所述数据电压端的第二电压传输至第一节点；所述第二控制子电路在所述第二扫描信号端的电压的控制下将第一节点的第二电压传输至所述驱动子电路的控制端；所述驱动子电路在所述驱动子电路的控制端的电压的控制下输出驱动电流；
第三阶段，所述储能子电路保持所述第一节点电压为第二电压，所述第二控制子电路在所述第二扫描信号端的电压的控制下将第一节点的第二电压传输至所述驱动子电路的控制端；所述驱动子电路在所述驱动子电路的控制端的电压的控制下输出驱动电流。
第三方面，提供一种显示面板，所述显示面板包括上述第一方面任一项所述的像素电路。
第四方面，提供一种显示装置，所述显示装置包括上述第一方面任一项所述的像素电路。
附图说明
为了更清楚地说明本公开实施例中的技术方案，下面将对实施例描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本公开的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为一种示例性的像素电路的电路图；
图2a为本公开实施例提供的像素电路的示意性结构图；
图2b为对图2a所示像素电路改进后的示意性结构图；
图3为本公开实施例提供的像素电路的电路图；
图4为本公开实施例提供的像素电路的驱动方法的步骤流程图；
图5为本公开实施例提供的像素电路中各个信号的时序图。
具体实施方式
下面将结合本公开实施例中的附图，对本公开实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本公开一部分实施例，而不是全部的实施例。基于本公开中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本公开保护的范围。
本公开所有实施例中采用的晶体管均可以为薄膜晶体管或场效应管或其他特性相同的器件，根据在电路中的作用本公开的实施例所采用的晶体管主要为开关晶体管。由于这里采用的开关晶体管的源极、漏极是对称的，所以其源极、漏极是可以互换的。在本公开实施例中，为区分晶体管除栅极之外的两极，将其中源极称为第一极，漏极称为第二极。按附图中的形态规定晶体管的中间端为栅极、信号输入端为源极、信号输出端为漏极。此外本公开实施例所采用的开关晶体管包括P型开关晶体管和N型开关晶体管两种，其中，P型开关晶体管在栅极为低电平时导通，在栅极为高电平时截止，N型开关晶体管为在栅极为高电平时导通，在栅极为低电平时截止。驱动晶体管包括P型和N型，其中P型驱动晶体管在栅极电压为低电平(栅极电压小于源极电压)，且栅极源极的压差的绝对值大于阈值电压时处于放大状态或饱和状态；其中N型驱动晶体管的栅极电压为高电平(栅极电压大于源极电压)，且栅极源极的压差的绝对值大于阈值电压时处于放大状态或饱和状态。
需要说明的是，本申请中的“第一”、“第二”等字样仅仅是为了对功能和作用基本相同的相同项或相似项进行区分，“第一”、“第二”等字样并不是在对数量和执行次序进行限定。
参照图1所示，在一个示例中，OLED中的一个子像素的像素驱动电 路图包括：驱动晶体管T1、开关晶体管T2、电容C1以及OLED器件；流过驱动晶体管T1的电流可通过如下公式来表示：I＝k(V gs-V th) 2；其中，V th为驱动晶体管T1的阈值电压，V gs为电容C1两极上的电压差，k为驱动晶体管T1的迁移率。然而，由于晶化工艺的局限性，不同的驱动晶体管(英文全称：Thin Film Transistor，英文缩写：TFT)的阈值电压以及迁移率会存在一定差异。这种差异会转化为OLED显示器件的电流差异和亮度差异，并被人眼所感知，并且OLED长期使用过程中驱动晶体管的阈值电压和迁移率还会产生飘移，且OLED各部分驱动晶体管的漂移量不同，进而进一步造成显示亮度差异，很大程度的影响OLED的发光均匀性和使用寿命。
除上述示例外，本公开实施例还提供一种像素电路，参照图2a所示，该像素电路包括：第一控制子电路21、第二控制子电路22、电流检测子电路23、驱动子电路24以及储能子电路26。
其中，第一控制子电路21连接数据电压端Vdata、第一扫描信号端S1以及第一节点a，用于在第一扫描信号端S1的电压的控制下将数据电压端Vdata的电压传输至第一节点a；
第二控制子电路22连接驱动子电路24的控制端g、第二扫描信号端S2以及第一节点a，用于在第二扫描信号端S2的电压的控制下将第一节点a的电压传输至驱动子电路24的控制端g；
电流检测子电路23连接第一电平端V1、第二电平端V2以及第一节点a，用于在第一节点a的电压的控制下输出检测电流以及检测所述检测电流的电流值；
驱动子电路24的输入端s连接第三电平端V3，驱动子电路24的输出端d连接第二电平端V2，用于在驱动子电路24的控制端g的电压的控制下输出驱动电流；
储能子电路26连接第一节a以及第二电平端V2，用于存储电能。
本公开实施例提供的像素电路，包括：第一控制子电路、第二控制子电路、电流检测子电路、驱动子电路以及储能子电路，其中，第一控制子电路可以在第一扫描信号端的电压的控制下将数据电压端的电压传 输至第一节点，第二控制子电路可以在第二扫描信号端的电压的控制下将第一节点的电压传输至驱动子电路的控制端；电流检测子电路可以在第一节点的电压的控制下输出检测电流以及检测所述检测电流的电流值；驱动子电路可以在驱动子电路的控制端的电压的控制下输出驱动电流；储能子电路可以存储电能，因此上述实施例提供的像素电路可以通过调节数据电压端的输入电压，使电流检测子电路输出的电流值等于初始状态时电流检测子电路的电流值，进而根据当前数据电压端的电压与初始电压值获取补偿电压值，然后在显示驱动时将该补偿电压值加入数据电压中在数据电压端输出，从而对驱动电路进行补偿，因为上述补偿方式可以直接对驱动子电路输出的电流进行补偿，所以可以从全部性能的变化上对驱动晶体管进行补偿，进而增强OLED显示均匀性以及增加OLED使用寿命。
作为一个改进的示例，如图2b所示，可以在像素电路中接入显示子电路25，显示子电路25的输入端连接第三电平端V3、输出端连接驱动子电路24的输入端s，用于在驱动电流的驱动下显示灰阶。在使用上述的像素电路进行显示时，显示子电路25可以在补偿后的电流下进行显示。
参照图3所示，第一控制子电路21包括第一晶体管T1。
其中，第一晶体管T1的第一极连接数据电压端Vdata，第一晶体管T1的第二极连接第一节点a，第一晶体管T1的栅极连接第一扫描信号端S1。
第二控制子电路22包括第二晶体管T2。
其中，第二晶体管T2的第一极连接第一节点a，第二晶体管T2的第二极连接驱动子电路24的控制端g，第二晶体管T2的栅极连接第二扫描信号端S2。
电流检测子电路23包括：电流检测装置A1以及第三晶体管T3；
其中，电流检测装置A1的输入端连接第一电平端V1，电流检测装置的输出端连接第三晶体管T3的第一极；第三晶体管T3的第二极连接第二电平端V2，第三晶体管T3的栅极连接第一节点a。
示例性的，上述电流检测装置可以为电流表。
驱动子电路24为驱动晶体管T4，驱动子电路24的输入端s为驱动晶体管T4的源极，驱动子电路24的控制端g为驱动晶体管T4的栅极，驱动子电路24的输出端d为驱动晶体管T4的漏极。
当在像素电路中接入显示子电路时，显示子电路25可以包括有机发光二极管OLED；
其中，有机发光二极管OLED的阳极连接第三电平端V3，有机发光二极管OLED的阴极连接驱动子电路24的输入端s。
储能子电路26包括第一电容C1。
第一电容C1的第一极连接第一节点a，第一电容C1的第二极连接第二电平端V2。
可选的，第一晶体管T1和第二晶体管T2均为N型晶体管；或者第一晶体管T1和第二晶体管T2均为P型晶体管。
本公开实施例提供一种像素电路的驱动方法，该方法用于驱动上述任一实施例提供的像素电路，具体的参照图4所示，该驱动方法包括如下步骤：
S31、第一阶段，第一控制子电路在第一扫描信号端的电压的控制下将数据电压端的电压传输至第一节点；电流检测子电路在第一节点的电压的控制下输出检测电流以及检测所述检测电流的电流值；调节数据电压端的电压，当检测电流等于初始电流时，获取此时第一节点的第一电压；根据第一电压获取补偿电压。
其中，补偿电压为第一电压与初始电压的电压差；初始电流为在初始状态且第一节点的电压为初始电压时检测电流的电流值。
需要说明的是，上述实施例中的初始状态是指像素电路中的晶体管的性能未产生偏移之前的状态。例如：在像素电路未投入使用之前的状态。此外，初始电压和初始电流的关系是：在初始状态时，向第一节点施加一个电压(可以通过外围电路向数据电压端施加电压，进而使该电压传输至第一节点)，并记录此时电流检测子电路检测的电流值，则向第一节点施加的电压与电流检测子电路检测的电流值分别为初始电压和 初始电流。例如：在初始状态时，向第一节点施加5V的电压，电流检测子电路检测的电流为0.1A，则初始电压为5V，初始电流为0.1A。此外，由上述初始电压和初始电流的定义及获取过程可知，当初始电压变化时，初始电流也会随着初始电压变化，因此在实际使用时只需再向第一节点施加任意一个电压值，然后记录此时电流检测子电路检测的电流值即可。
还需要说明的是，调节数据电压端Vdata的电压时，可以将数据电压端Vdata的电压由大向小逐渐调节，对应的检测电流的电流值由大向小逐渐变化；此外，也可以将数据电压端Vdata的电压由小向大逐渐调节，对应的检测电流的电流值由小向大逐渐变化。由前述可知，在像素电路使用一段时间之后，其阈值电压和迁移率会产生飘移。此时，即使向数据电压端Vdata施加初始电压，也很难在像素电路中得到预期的初始电流。这就需要调节数据电压端Vdata的电压，从而调节像素电路中流过显示子电路的电流，以使其达到初始电流。示例性的，可以使数据电压端Vdata的电压初始值为初始电压，然后由初始电压逐渐增大，直到检测电流等于初始电流。
S32、第二阶段，数据电压端根据显示驱动电压和补偿电压输入第二电压；第一控制子电路在第一扫描信号端的电压的控制下将数据电压端的第二电压传输至第一节点；第二控制子电路在第二扫描信号端的电压的控制下将第一节点的第二电压传输至驱动子电路的控制端；驱动子电路在驱动子电路的控制端的电压的控制下输出驱动电流；当在像素电路中接入显示子电路时，显示子电路在驱动电流的驱动下显示灰阶。
其中，第二电压为显示驱动电压和补偿电压的和。
上述实施例中的显示驱动电压是指，用于驱动显示面板显示图像的显示信号中将要施加在驱动子电路的控制端的电压值。
S33、第三阶段，储能子电路保持第一节点电压为第二电压，第二控制子电路在第二扫描信号端的电压的控制下将第一节点的第二电压传输至驱动子电路的控制端；驱动子电路在驱动子电路的控制端的电压的控制下输出驱动电流；当在像素电路中接入显示子电路时，显示子电路在驱动电流的驱动下显示灰阶。
本公开实施例提供的像素电路的驱动方法中，在第一阶段，第一控制子电路将数据电压端的电压传输至第一节点，电流检测子电路在第一节点的电压的控制下输出检测电流以及检测所述检测电流的电流值，当检测电流等于初始电流时，获取第一节点的第一电压，并根据第一电压获取补偿电压；在第二阶段，第一控制子电路在第一扫描信号端的电压的控制下将数据电压端的第二电压(第二电压为显示驱动电压和补偿电压的和)传输至第一节点，然后第二控制子电路将第一节点的第二电压传输至驱动子电路的控制端，使得驱动子电路输出驱动电流，当接入显示子电路时，显示子电路在驱动电流的驱动下显示灰阶；在第三阶段，储能子电路可以保持第一节点电压为第二电压，从而可以使得驱动子电路输出的驱动电流保持不变，当接入显示子电路时，显示子电路可以一直在该驱动电流的驱动下显示灰阶。因此上述实施例提供的像素电路可以通过调节数据电压端的输入电压，使电流检测子电路输出的检测电流的电流值等于初始状态时电流检测子电路输出的检测电流，进而根据当前数据电压端的电压与初始电压值获取补偿电压值，然后在显示驱动时将该补偿电压值加入数据电压中在数据电压端输出，从而对驱动电路进行补偿，因为上述补偿方式可以直接对驱动子电路输出的电流进行补偿，所以可以从全部性能的变化上对驱动晶体管进行补偿，进而增强OLED显示均匀性以及增加OLED使用寿命。
以下，参照图5所示的时序状态示意图，对图3所示的像素电路以及图4所示的像素电路的驱动方法的工作原理进行说明。其中，以第一电平端V1提供高电平,第二电平端V2提供低电平,第三电平端V3提供高电平，且图3所示的像素电路中的所有晶体管均为N型晶体管为例进行说明。示例性的，第二电平端V2可以接地。
图5中示出了数据电压端Vdata的电压、第一扫描信号端S1的第一扫描信号和第二扫描信号端S2的第二扫描信号的时序图。如图5所示提供三个阶段的时序状态，其中，第一阶段为t1，第二阶段为t2，第三阶段为t3。
t1阶段，第一扫描信号端S1输出高电平，第一晶体管T1导通，数 据电压端Vdata的电压可以通过第一晶体管T1传输至第一节点a，进而传输至第三晶体管T3的栅极，如此可以向第三晶体管T3的栅极施加一个电压，因此有电流流过电流检测装置A1和第三晶体管T3，电流表A1可以检测所述检测电流的电流值。通过调节数据电压端Vdata的电压，可以调节第一节点a的电压，进而调节第三晶体管T3的栅极的电压，改变电流检测装置A1和第三晶体管T3的电流。当电流表A1检测到检测电流等于初始电流时，记录数据电压端Vdata输入的电压值(即为第一节点的电压)作为第一电压V1(示例性的，如图5所示，在t1阶段中可以调节数据电压端Vdata的电压由小到大变化，直到电流表A1检测可以到检测电流等于初始电流，即数据电压端Vdata的电压为V1时停止调节数据电压端Vdata的电压)；然后根据第一电压V1与初始电压V0获取补偿电压V2(其中，V1-V0＝V2)。此外，由于第一扫描信号端S1输出低电平，因此第二晶体管T2截止，电压无法传输到驱动晶体管T4的栅极，因此当在像素电路中接入有机发光二极管OLED时，没有电流流过有机发光二极管OLED，像素电路不显示灰阶。
t2阶段，数据电压端Vdata输入第二电压(显示驱动电压V3与补偿电压V2之和)且第一扫描信号端S1和第二扫描信号端S2均输入高电平，因此数据电压端的第二电压通过第一晶体管T1、第二晶体管T2传输至驱动晶体管T4的栅极，且由于驱动晶体管T4与第三晶体管T3处于相同的工况(即处于相同的工作状态)，因此驱动晶体管T4与第三晶体管T3的电流变化相等，又因为施加在驱动晶体管T4的栅极的电压为显示驱动电压与补偿电压之和，所以给将要施加在驱动晶体管T4的栅极的显示驱动电压加上补偿电压输出后可以对驱动晶体管T4输出电流值进行补偿，从而使驱动晶体管输出稳定的驱动电流。有机发光二极管OLED在驱动电流的驱动下显示灰阶，因此可以增强OLED显示均匀性以及增加OLED使用寿命。
T3阶段，第一扫描信号端S1和第二扫描信号端S2均输入低电平，第一晶体管T1和第二晶体管T2均截止，由于第一电容C1在第二阶段t2时充电，电压为第二电压，而此阶段中没有放电路径，因此第一电容 C1可以保持第一节点a的电压一直为第二电压，从而可以使得第三晶体管T3输出的驱动电流保持不变，有机发光二极管OLED一直在该驱动电流的驱动下显示稳定的灰阶值。
进一步的，上述实施例中的各个晶体管还可以均为P型晶体管，若所有晶体管均为P型晶体管，则只需要重新调整像素电路各个输入信号的时序状态即可，例如：调整第一电平端V1提供低电平，调整图5中t1阶段第一扫描信号端S1输入低电平，调整t1阶段第二扫描信号端S2输入高电平，其他信号也调整为相位相反的时序信号。
进一步的，上述像素电路中也可以同时采用N型晶体管和P型晶体管，此时需保证像素电路中通过同一个时序信号或电压控制的晶体管需要采用相同的类型，当然这都是本领域的技术人员依据本公开的实施例可以做出的合理变通方案，因此均应为本公开的保护范围，然而考虑到晶体管的制程工艺，由于不同类型的晶体管的有源层掺杂材料不相同，因此像素电路中采用统一类型的晶体管更有利于像素电路的制程工艺。
本公开实施例提供一种显示面板，该显示面板包括上述任一实施例提供的像素电路。该显示面板可以为OLED显示面板。
本公开实施例提供一种显示装置，该显示装置包括上述任一实施例提供的像素电路。
示例性的，该显示装置可以为：电子纸、手机、平板电脑、电视机、显示器、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。
以上所述，仅为本公开的具体实施方式，但本公开的保护范围并不局限于此，任何熟悉本技术领域的技术人员在本公开揭露的技术范围内，可轻易想到变化或替换，都应涵盖在本公开的保护范围之内。因此，本公开的保护范围应以所述权利要求的保护范围为准。

Claims (13)

  1. 一种像素电路，包括：第一控制子电路、第二控制子电路、电流检测子电路、驱动子电路以及储能子电路；
    所述第一控制子电路连接数据电压端、第一扫描信号端以及第一节点，用于在所述第一扫描信号端的电压的控制下将所述数据电压端的电压传输至第一节点；
    所述第二控制子电路连接所述驱动子电路的控制端、第二扫描信号端以及所述第一节点，用于在所述第二扫描信号端的电压的控制下将第一节点的电压传输至所述驱动子电路的控制端；
    所述电流检测子电路连接第一电平端、第二电平端以及所述第一节点，用于在所述第一节点的电压的控制下输出检测电流以及检测所述检测电流的电流值；
    所述驱动子电路的输入端连接第三电平端，所述驱动子电路的输出端连接所述第二电平端，用于在所述驱动子电路的控制端的电压的控制下输出驱动电流；
    所述储能子电路连接所述第一节点以及所述第二电平端，用于存储电能。
  2. 根据权利要求1所述的像素电路，其中，还包括显示子电路；
    所述显示子电路，所述显示子电路的输入端连接第三电平端、输出端连接所述驱动子电路的输入端，用于在所述驱动电流的驱动下显示灰阶。
  3. 根据权利要求1或2所述的像素电路，其中，所述第一控制子电路包括：第一晶体管；
    所述第一晶体管的第一极连接所述数据电压端，所述第一晶体管的第二极连接所述第一节点，所述第一晶体管的栅极连接所述第一扫描信号端。
  4. 根据权利要求1或2所述的像素电路，其中，所述第二控制子电路包括：第二晶体管；
    所述第二晶体管的第一极连接所述第一节点，所述第二晶体管的第二极连接所述驱动子电路的控制端，所述第二晶体管的栅极连接所述第二扫描信号端。
  5. 根据权利要求1或2所述的像素电路，其中，所述电流检测子电路包括：电流检测装置以及第三晶体管；
    所述电流检测装置的输入端连接所述第一电平端，所述电流检测装置的输出端连接所述第三晶体管的第一极；
    所述第三晶体管的第二极连接所述第二电平端，所述第三晶体管的栅极连接所述第一节点。
  6. 根据权利要求1或2所述的像素电路，其中，所述驱动子电路为驱动晶体管，所述驱动子电路的输入端为驱动晶体管的源极，所述驱动子电路的控制端为驱动晶体管的栅极，所述驱动子电路的输出端为驱动晶体管的漏极。
  7. 根据权利要求2所述的像素电路，其中，所述显示子电路包括：有机发光二极管；
    所述有机发光二极管的阳极连接所述第三电平端，所述有机发光二极管的阴极连接所述驱动子电路的输入端。
  8. 根据权利要求1或2所述的像素电路，其中，所述储能子电路包括：第一电容；
    所述第一电容的第一极连接所述第一节点，所述第一电容的第二极连接所述第二电平端。
  9. 根据权利要求1-8任一项所述的像素电路，其中，第一晶体管和第二晶体管均为N型晶体管；或者第一晶体管和第二晶体管均为P型晶体管。
  10. 一种像素电路的驱动方法，用于驱动权利要求1-9任一项所述的像素电路；所述方法包括：
    第一阶段，第一控制子电路在所述第一扫描信号端的电压的控制下将所述数据电压端的电压传输至第一节点；所述电流检测子电路在所述 第一节点的电压的控制下输出检测电流以及检测所述检测电流的电流值；调节所述数据电压端的电压，当所述检测电流等于初始电流时，获取此时所述第一节点的第一电压；根据所述第一电压获取补偿电压；其中，所述补偿电压为第一电压与初始电压的电压差；所述初始电流为在初始状态且所述第一节点的电压为初始电压时所述检测电流的电流值；
    第二阶段，所述数据电压端根据显示驱动电压和所述补偿电压输入第二电压；其中，所述第二电压为所述显示驱动电压和所述补偿电压的和；所述第一控制子电路在所述第一扫描信号端的电压的控制下将所述数据电压端的第二电压传输至第一节点；所述第二控制子电路在所述第二扫描信号端的电压的控制下将第一节点的第二电压传输至所述驱动子电路的控制端；所述驱动子电路在所述驱动子电路的控制端的电压的控制下输出驱动电流；
    第三阶段，所述储能子电路保持所述第一节点电压为第二电压，所述第二控制子电路在所述第二扫描信号端的电压的控制下将第一节点的第二电压传输至所述驱动子电路的控制端；所述驱动子电路在所述驱动子电路的控制端的电压的控制下输出驱动电流。
  11. 根据权利要求10所述的像素电路的驱动方法，其中，在所述像素电路中接入显示子电路时，所述驱动方法的第二阶段和第三阶段还包括：
    所述显示子电路在所述驱动电流的驱动下显示灰阶。
  12. 一种显示面板，包括权利要求1-9任一项所述的像素电路。
  13. 一种显示装置，包括权利要求1-8任一项所述的像素电路。
PCT/CN2018/078369 2017-03-08 2018-03-08 像素电路及其驱动方法、显示面板及显示装置 WO2018161926A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/343,718 US10679552B2 (en) 2017-03-08 2018-03-08 Pixel circuit and drive method thereof, and display panel and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710136169.3 2017-03-08
CN201710136169.3A CN106782312B (zh) 2017-03-08 2017-03-08 一种像素电路及其驱动方法、显示装置

Publications (1)

Publication Number Publication Date
WO2018161926A1 true WO2018161926A1 (zh) 2018-09-13

Family

ID=58961712

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/078369 WO2018161926A1 (zh) 2017-03-08 2018-03-08 像素电路及其驱动方法、显示面板及显示装置

Country Status (3)

Country Link
US (1) US10679552B2 (zh)
CN (1) CN106782312B (zh)
WO (1) WO2018161926A1 (zh)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106782312B (zh) * 2017-03-08 2019-01-29 合肥鑫晟光电科技有限公司 一种像素电路及其驱动方法、显示装置
CN108257558A (zh) * 2018-01-31 2018-07-06 昆山国显光电有限公司 一种驱动补偿电路、方法及其显示装置
CN108375431B (zh) * 2018-02-26 2020-06-30 京东方科技集团股份有限公司 压力检测电路、压力检测方法、压力检测模组和显示装置
CN108962111B (zh) * 2018-08-21 2021-11-16 京东方科技集团股份有限公司 充电曲线获得方法、模组和显示装置
CN108877684B (zh) * 2018-08-31 2020-08-25 合肥鑫晟光电科技有限公司 像素电路及其驱动方法、阵列基板、显示面板、显示装置
CN109584788A (zh) * 2019-01-22 2019-04-05 京东方科技集团股份有限公司 像素驱动电路、像素单元及驱动方法、阵列基板、显示装置
WO2021047562A1 (zh) 2019-09-12 2021-03-18 京东方科技集团股份有限公司 像素驱动电路、像素单元及驱动方法、阵列基板、显示装置
CN113544695B (zh) * 2020-02-19 2024-04-12 京东方科技集团股份有限公司 光敏检测电路、光信号检测方法、装置及系统、显示装置
TWI746355B (zh) * 2021-01-22 2021-11-11 聚積科技股份有限公司 掃描式顯示器的驅動系統
CN113257184B (zh) * 2021-05-10 2022-10-25 京东方科技集团股份有限公司 采样电路及驱动方法、像素采样电路、显示装置
TWI771075B (zh) * 2021-06-23 2022-07-11 友達光電股份有限公司 光感測畫素與具光感測功能的顯示裝置
KR20230093619A (ko) * 2021-12-20 2023-06-27 엘지디스플레이 주식회사 서브픽셀 회로, 디스플레이 패널 및 디스플레이 장치
KR20230093616A (ko) * 2021-12-20 2023-06-27 엘지디스플레이 주식회사 서브픽셀 회로, 디스플레이 패널 및 디스플레이 장치

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040189559A1 (en) * 2003-03-31 2004-09-30 An Shih Method and system for testing driver circuits of amoled
CN104575387A (zh) * 2015-01-26 2015-04-29 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN104680982A (zh) * 2015-03-27 2015-06-03 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN104809986A (zh) * 2015-05-15 2015-07-29 京东方科技集团股份有限公司 一种有机电致发光显示面板及显示装置
CN105702206A (zh) * 2016-03-04 2016-06-22 北京大学深圳研究生院 一种像素矩阵的外围补偿系统及其方法、显示系统
CN106782312A (zh) * 2017-03-08 2017-05-31 合肥鑫晟光电科技有限公司 一种像素电路及其驱动方法、显示装置

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3767877B2 (ja) * 1997-09-29 2006-04-19 三菱化学株式会社 アクティブマトリックス発光ダイオード画素構造およびその方法
US6806497B2 (en) * 2002-03-29 2004-10-19 Seiko Epson Corporation Electronic device, method for driving the electronic device, electro-optical device, and electronic equipment
GB0328584D0 (en) 2003-12-10 2004-01-14 Koninkl Philips Electronics Nv Video data signal correction
KR100671669B1 (ko) * 2006-02-28 2007-01-19 삼성에스디아이 주식회사 데이터 구동부 및 이를 이용한 유기 발광 표시장치와 그의구동방법
US8358256B2 (en) * 2008-11-17 2013-01-22 Global Oled Technology Llc Compensated drive signal for electroluminescent display
KR102122517B1 (ko) * 2012-12-17 2020-06-12 엘지디스플레이 주식회사 유기발광 표시장치
KR102085167B1 (ko) 2013-12-31 2020-03-06 엘지디스플레이 주식회사 유기발광다이오드 표시장치 및 그의 구동방법
CN104332138A (zh) * 2014-12-02 2015-02-04 京东方科技集团股份有限公司 像素驱动电路、显示装置和像素驱动方法
CN104517572B (zh) * 2014-12-22 2017-05-03 深圳市华星光电技术有限公司 Amoled像素电路
CN105047137B (zh) * 2015-09-09 2017-05-31 深圳市华星光电技术有限公司 Amoled实时补偿系统

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040189559A1 (en) * 2003-03-31 2004-09-30 An Shih Method and system for testing driver circuits of amoled
CN104575387A (zh) * 2015-01-26 2015-04-29 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN104680982A (zh) * 2015-03-27 2015-06-03 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN104809986A (zh) * 2015-05-15 2015-07-29 京东方科技集团股份有限公司 一种有机电致发光显示面板及显示装置
CN105702206A (zh) * 2016-03-04 2016-06-22 北京大学深圳研究生院 一种像素矩阵的外围补偿系统及其方法、显示系统
CN106782312A (zh) * 2017-03-08 2017-05-31 合肥鑫晟光电科技有限公司 一种像素电路及其驱动方法、显示装置

Also Published As

Publication number Publication date
CN106782312A (zh) 2017-05-31
US20190272785A1 (en) 2019-09-05
US10679552B2 (en) 2020-06-09
CN106782312B (zh) 2019-01-29

Similar Documents

Publication Publication Date Title
WO2018161926A1 (zh) 像素电路及其驱动方法、显示面板及显示装置
US11257434B2 (en) Method and device for compensating a display device and display apparatus
US8502757B2 (en) Organic light emitting display having threshold voltage compensation mechanism and driving method thereof
US11087688B2 (en) Compensating method for pixel circuit
WO2017031909A1 (zh) 像素电路及其驱动方法、阵列基板、显示面板及显示装置
WO2016015392A1 (zh) 触控显示电路及显示装置
WO2018000982A1 (zh) 像素电路及驱动方法和显示设备
WO2015169006A1 (zh) 一种像素驱动电路及其驱动方法和显示装置
WO2016004690A1 (zh) 像素结构及其驱动方法、显示装置
US9601050B2 (en) External compensation sensing circuit and sensing method thereof, display device
US20160246424A1 (en) Touch Display Drive Circuit, Touch Display Drive Method and Display Device
WO2016023311A1 (zh) 像素驱动电路及其驱动方法和显示装置
US20150268763A1 (en) Organic light-emitting diode pixel circuit, driving method thereof, and display device
CN109935205B (zh) 像素驱动电路以及像素驱动电路的补偿方法
WO2015169015A1 (zh) 像素驱动电路、驱动方法、阵列基板及显示装置
US20210327344A1 (en) Pixel circuit and driving method thereof, display panel and display device
US10157576B2 (en) Pixel driving circuit, driving method for same, and display apparatus
US10719169B2 (en) Touch readout circuit, touch display panel and display device
US20150243218A1 (en) Oled display
WO2017117985A1 (zh) 像素电路及其驱动方法和显示装置
US11393394B2 (en) Compensation method and compensation apparatus for organic light-emitting display and display device
US20210383753A1 (en) Pixel Drive Circuit and Drive Method Thereof, and Display Device
US10957257B2 (en) Pixel circuit, driving method thereof and display panel
JP2020531880A (ja) 画素回路及びその駆動方法、表示装置
US10789891B2 (en) Pixel circuit, driving method thereof, display substrate and display apparatus

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18763353

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18763353

Country of ref document: EP

Kind code of ref document: A1

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 17/03/2020)

122 Ep: pct application non-entry in european phase

Ref document number: 18763353

Country of ref document: EP

Kind code of ref document: A1