WO2018102962A1 - Coaxial differential pair silicon through-hole structure - Google Patents

Coaxial differential pair silicon through-hole structure Download PDF

Info

Publication number
WO2018102962A1
WO2018102962A1 PCT/CN2016/108563 CN2016108563W WO2018102962A1 WO 2018102962 A1 WO2018102962 A1 WO 2018102962A1 CN 2016108563 W CN2016108563 W CN 2016108563W WO 2018102962 A1 WO2018102962 A1 WO 2018102962A1
Authority
WO
WIPO (PCT)
Prior art keywords
silicon
layer
conductor
differential
insulating layer
Prior art date
Application number
PCT/CN2016/108563
Other languages
French (fr)
Chinese (zh)
Inventor
孟真
刘谋
张兴成
阎跃鹏
Original Assignee
中国科学院微电子研究所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中国科学院微电子研究所 filed Critical 中国科学院微电子研究所
Priority to PCT/CN2016/108563 priority Critical patent/WO2018102962A1/en
Publication of WO2018102962A1 publication Critical patent/WO2018102962A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves

Definitions

  • the present invention relates to the field of chip packaging technologies, and in particular, to a coaxial differential pair silicon via structure.
  • the 3D packaging technology represented by through silicon via (TSV) packaging technology is an important development direction for high-density integration of integrated circuits.
  • TSV through silicon via
  • the through-silicon via packaging technology directly forms vertical vias between the stacked dies to achieve interconnection between the chips.
  • the packaging technology enables the chip to achieve maximum density stacking in the three-dimensional direction, greatly improving the speed of the chip, and reducing the power consumption of the chip, and has a very broad prospect in the future development direction of high performance and low power consumption of the semiconductor integrated circuit.
  • Through-silicon via packaging technology can integrate chips such as processors, memory, and high-speed data interfaces into the same package due to increased integration.
  • chips such as processors, memory, and high-speed data interfaces
  • the processing and transmission rate of data continues to increase, and the clock frequency of processors, memory, and various data buses has reached 5 Gbps, and is still increasing.
  • the waveform of the digital signal is a rectangular wave or a rectangular-like wave, the required transmission bandwidth is much higher than that of the same frequency analog signal, so the physical interconnection between the layers of the through-silicon via structure needs to be able to support the signal in a wide frequency band. Complete transmission.
  • the differential circuit can effectively suppress power supply noise, ground noise, electromagnetic coupling interference, and signal distortion. Therefore, in order to achieve better high-speed digital signal transmission performance in a wide frequency band, the differential structure has become the most versatile high-speed signal transmission carrier in digital circuits. Therefore, the differential pair interconnect structure is a necessary interconnect structure in the through silicon via structure.
  • the existing differential pair silicon via structure is generally two adjacent and independent vias.
  • the pitch of the vias in the TSV package is small, typically on the order of hundreds of microns, ten microns to micrometers, and continues to decrease as technology advances. Since the distance between the via holes is small, and the semiconductor substrate material between the via structures is a semiconductor, the differential pair via structure of the prior art is susceptible to interference from signals in the peripheral vias when transmitting signals, and is differential.
  • the signal in the through hole is also radiated to the surrounding through hole to cause interference to the surrounding signal. example
  • the most commonly used differential pair via structure is composed of two adjacent vias "through hole 1" and "through hole 2" without any external signal isolation structure.
  • This differential pair of through silicon via structures is susceptible to crosstalk from signals in adjacent via "vias 3".
  • the signal amplitude and phase of the two signal vias of the peripheral signal crosstalk to the differential pair of vias are often inconsistent, which causes differential mode interference to the differential pair of through silicon vias.
  • the differential mode signal in the differential pair of through silicon vias also interferes with the signals in the surrounding vias.
  • the signal isolation method generally adopted is to ground the periphery of the differential pair of through silicon vias "signal via 1" and "signal via 2". Through hole structure.
  • the signal isolation method in the differential-pair TSV structure in the prior art cannot completely isolate the differential signal from the peripheral signal; at the same time, the area of the semiconductor substrate which is required for such signal isolation is very large.
  • a coaxial differential pair silicon via structure is provided, which can completely isolate one pair of differential signals transmitted in two separate inner conductor columns from surrounding signals by providing an outer conductor shielding layer, thereby improving differential signals Especially the transmission performance of high-speed differential signals.
  • the present invention provides a coaxial differential pair silicon via structure including a semiconductor silicon substrate, wherein a through silicon via penetrating through the semiconductor silicon substrate is opened in a direction perpendicular to a surface of the semiconductor silicon substrate
  • the inner wall of the through-silicon via is in close contact with the outer insulating layer, and the inner wall of the outer insulating layer is in close contact with the outer conductor shielding layer, and the inner wall of the outer conductor shielding layer is closely attached with two separated inner portions.
  • the inner insulating layer of the columnar space is provided with two inner conductor posts separated from each other for transmitting one pair of differential signals in the two separate columnar spaces.
  • the coaxial differential pair silicon via structure provided by the present invention comprises a semiconductor silicon substrate, wherein a through silicon via penetrating through the semiconductor silicon substrate is opened in a direction perpendicular to a surface of the semiconductor silicon substrate.
  • the inner wall of the through silicon via is in close contact with the outer layer of insulating layer, and the inner wall of the outer layer of insulating layer is closely attached to the outer layer.
  • a body shielding layer, the inner wall of the outer conductor shielding layer is closely attached with an inner insulating layer in which two separated columnar spaces are formed, and two separated columnar spaces are provided with two separated ones for transmitting one pair The inner conductor post of the differential signal.
  • the signal isolation method of the present invention can greatly reduce the area of the semiconductor substrate required as compared with the prior art signal isolation method for fabricating the ground via structure around the differential pair of through silicon vias.
  • the coaxial differential pair silicon via structure of the present invention can save the area of the semiconductor substrate while improving differential signal transmission performance.
  • 1 is a schematic structural view of a conventional differential pair of through silicon vias
  • FIG. 2 is a schematic structural view of a signal isolation manner of a conventional differential pair silicon via structure
  • FIG. 3 is a schematic structural view of an embodiment of a coaxial differential pair silicon via structure according to the present invention.
  • FIG. 4 to FIG. 15 are diagrams showing a manufacturing process of a coaxial differential pair silicon via structure according to the present invention.
  • an embodiment of the present invention provides a coaxial differential pair silicon via structure, including a semiconductor a bulk silicon substrate, wherein a through silicon via hole penetrating through the semiconductor silicon substrate is opened in a direction perpendicular to a surface of the semiconductor silicon substrate, and an inner wall of the through silicon via is in close contact with an outer insulating layer,
  • the inner wall of the outer layer of insulating layer is only affixed with an outer layer of a conductive shielding layer, and the inner wall of the outer layer of the outer layer of the outer layer of the outer layer of the outer layer of the outer layer of the outer layer of the inner layer of the outer layer of the outer layer of the outer layer of the outer layer of the inner layer of the outer layer of the outer layer of the outer layer of the inner layer of the outer layer of the outer layer of the inner layer of the outer layer of the outer layer of the inner layer of the outer layer of the outer layer of the inner layer
  • the semiconductor silicon substrate is capable of being laminated in a package.
  • the coaxial differential pair silicon via structure provided by the present invention comprises a semiconductor silicon substrate, wherein a through silicon via penetrating through the semiconductor silicon substrate is opened in a direction perpendicular to a surface of the semiconductor silicon substrate.
  • the inner wall of the through-silicon via is in close contact with the outer layer of insulating layer, and the inner layer of the outer layer of insulating layer is only adhered with an outer layer of conductor shielding layer, and the inner wall of the outer layer of the outer layer of conductor is closely attached with two separate columns.
  • the inner insulating layer of the space, in which two separated inner conductor posts for transmitting one pair of differential signals are disposed in the two separate columnar spaces.
  • the signal isolation method of the present invention can greatly reduce the area of the semiconductor substrate required as compared with the prior art signal isolation method for fabricating the ground via structure around the differential pair of through silicon vias.
  • the coaxial differential pair silicon via structure of the present invention can save the area of the semiconductor substrate while improving differential signal transmission performance.
  • the outer insulating layer electrically isolates the outer conductor shielding layer from the semiconductor silicon substrate for preventing direct transmission of electrical signals in the outer conductor shielding layer to the semiconductor silicon substrate In the film.
  • the outer conductor shielding layer encloses the inner conductor post inside thereof for limiting electromagnetic energy of the differential signal inside the outer conductor shielding layer, reducing transmission loss of the differential signal; and simultaneously forming the two inner layers The pair of differential signals transmitted by the conductor post are shielded from the signal shielding outside the outer conductor shield to prevent signal crosstalk between each other.
  • the inner insulating layer and the outer conductor shielding layer The two inner conductor pillars are separated to prevent direct transmission of electrical signals in the inner conductor post to the outer conductor shield layer; meanwhile, the inner insulating layer is used to transmit differential pair signals.
  • the two inner conductor posts are isolated to prevent direct transmission of electrical signals between the two inner conductor posts.
  • the two inner conductor posts are independent of each other and are separated by an inner insulating layer for transmitting two signals of one set of differential signals.
  • the coaxial differential pair silicon via structure of the present invention can improve differential signal transmission performance as follows:
  • the coaxial differential pair-on-silicon via structure of the present invention transmits high-speed, ultra-high-speed differential signals, and the electromagnetic energy of the signal is limited by the outer conductor shielding layer, and does not radiate electromagnetic energy into the surrounding semiconductor substrate.
  • the energy loss of the forward transmission signal can be greatly reduced, and on the other hand, the differential signal inside the outer conductor shielding layer can be completely isolated from the signal outside the outer conductor shielding layer, and the signals inside and outside the outer conductor shielding layer can be prevented. Crosstalk between each other.
  • the intersection of the two circular or elliptical through silicon vias in the parallel plane of the surface of the semiconductor silicon substrate has a maximum opening width perpendicular to the line connecting the center of the circle, and the outer opening layer is larger than the outer insulating layer and the outer layer.
  • a sum of thicknesses of the layer conductor shielding layers, and a maximum opening width in a direction parallel to the line connecting the center of the semiconductor silicon substrate in a parallel plane of the intersection of the two circular or elliptical silicon through holes is smaller than the The circular or elliptical through silicon vias are perpendicular to the smaller diameter in the direction of the line connecting the center of the circle.
  • the through silicon via is formed by two circular or elliptical through silicon vias that intersect each other, as shown in FIG.
  • the outer insulating layer is made of an insulating material which is closed at the outer circumference in a direction parallel to the surface of the semiconductor substrate and has no intersection therebetween, as shown in FIG.
  • the outer conductor shielding layer is made of a conductor which is closed at the outer circumference in a direction parallel to the surface of the semiconductor substrate and has no intersection therebetween, as shown in FIG.
  • the inner insulating layer is made of an insulating material, the inner insulating layer is closed on the outer circumference in a direction parallel to the surface of the semiconductor substrate, and the outer periphery forms an intersection at the intermediate portion, as shown in FIG. .
  • two mutually separated inner conductor posts for transmitting a pair of differential signals are made of a conductor, which is a solid conductor post, a hollow conductor post or a sleeve conductor with an internal filler column.
  • the two mutually separated inner conductor posts for transmitting a pair of differential signals are respectively located in two separate columnar spaces formed inside the inner insulating layer, as shown in FIG.
  • the fabrication process of the coaxial differential pair silicon via structure in the above embodiment is compatible with the manufacturing process and process of the conventional conventional through silicon via structure. It is easy to make under the existing manufacturing process.
  • the production process adopts the layer-by-layer production method from “outer layer to inner layer” as follows:
  • a first circular through silicon via extending through the semiconductor silicon substrate is formed in a direction perpendicular to a surface of the semiconductor silicon substrate, as shown in FIG. 4, wherein the first circular through silicon pass
  • the diameter of the hole is R, as shown in FIG.
  • a second circular through-silicon via extending through the semiconductor silicon substrate is formed in a direction perpendicular to a surface of the semiconductor silicon substrate in a manner of partially overlapping the first circular through-silicon via.
  • the coaxial differential pair via structure can be applied not only to a semiconductor silicon substrate but also to other materials.
  • a semiconductor substrate can be fabricated which is suitable for lamination interconnection in a package, such as a silicon germanium material semiconductor substrate, a gallium arsenide material semiconductor substrate, a gallium nitride material semiconductor substrate, or the like.

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

Disclosed is a coaxial differential pair silicon through-hole structure, relating to the technical field of chip encapsulation. By arranging an outer conductor shielding layer, differential signals transmitted in two separated inner conductor posts are completely isolated from peripheral signals, so that the transmission performance of the differential signals, especially, high-speed differential signals, can be improved. The coaxial differential pair silicon through-hole structure comprises a semiconductor silicon substrate and a silicon through-hole penetrating through the semiconductor silicon substrate, wherein an outer insulation layer is tightly pasted on an inner wall of the silicon through-hole; an outer conductor shielding layer is tightly pasted on the inner wall of the outer insulation layer; an inside insulation layer with two separated cylindrical spaces is tightly pasted on the inner wall of the outer conductor shielding layer; and two mutually separated inner layer conductor posts used for transmitting one pair of differential signals are arranged in the two separated cylindrical spaces.

Description

同轴式差分对硅通孔结构Coaxial differential pair silicon via structure 技术领域Technical field
本发明涉及芯片封装技术领域,尤其涉及一种同轴式差分对硅通孔结构。The present invention relates to the field of chip packaging technologies, and in particular, to a coaxial differential pair silicon via structure.
背景技术Background technique
随着半导体集成电路中器件特征尺寸的不断降低,平面集成电路发展面临挑战,以硅通孔(through silicon via,TSV)封装技术为代表的3D封装技术是集成电路高密度集成的一个重要发展方向。硅通孔封装技术是在叠层裸片之间直接制作垂直导通通孔,以实现芯片之间的互连。该封装技术能够使芯片在三维方向实现最大密度的堆叠,大大改善芯片的速度,同时降低芯片的功耗,在未来半导体集成电路的高性能和低功耗的发展方向上具有非常广阔的前景。As the feature size of devices in semiconductor integrated circuits continues to decrease, the development of planar integrated circuits is facing challenges. The 3D packaging technology represented by through silicon via (TSV) packaging technology is an important development direction for high-density integration of integrated circuits. . The through-silicon via packaging technology directly forms vertical vias between the stacked dies to achieve interconnection between the chips. The packaging technology enables the chip to achieve maximum density stacking in the three-dimensional direction, greatly improving the speed of the chip, and reducing the power consumption of the chip, and has a very broad prospect in the future development direction of high performance and low power consumption of the semiconductor integrated circuit.
硅通孔封装技术由于集成度的提高,可以将处理器、内存、高速数据接口等裸片集成至同一封装内。随着信息技术的高速发展,数据的处理和传输速率不断提高,处理器、内存以及各种数据总线的时钟频率已经达到5Gbps,且还在不断提高。由于数字信号的波形为矩形波或类矩形波,其所需要的传输带宽要远高于同频的模拟信号,因此硅通孔结构的各层间的物理互连需要能够在宽频带内支持信号的完整传输。Through-silicon via packaging technology can integrate chips such as processors, memory, and high-speed data interfaces into the same package due to increased integration. With the rapid development of information technology, the processing and transmission rate of data continues to increase, and the clock frequency of processors, memory, and various data buses has reached 5 Gbps, and is still increasing. Since the waveform of the digital signal is a rectangular wave or a rectangular-like wave, the required transmission bandwidth is much higher than that of the same frequency analog signal, so the physical interconnection between the layers of the through-silicon via structure needs to be able to support the signal in a wide frequency band. Complete transmission.
差分电路能够有效抑制电源噪声、地噪声、电磁耦合干扰及信号失真。因此,为了在宽频带内实现更好的高速数字信号传输性能,差分结构已经成为数字电路中最通用的高速信号传输载体。因此,差分对互连结构是硅通孔结构中一种必须的互连结构。The differential circuit can effectively suppress power supply noise, ground noise, electromagnetic coupling interference, and signal distortion. Therefore, in order to achieve better high-speed digital signal transmission performance in a wide frequency band, the differential structure has become the most versatile high-speed signal transmission carrier in digital circuits. Therefore, the differential pair interconnect structure is a necessary interconnect structure in the through silicon via structure.
现有的差分对硅通孔结构一般为2个相邻的且相互独立的通孔。TSV封装中通孔的间距较小,通常为百微米、十微米至微米量级,并随着技术进步不断的降低。由于通孔间的距离较小,且通孔结构之间的半导体基片材质为半导体,因此现有方式的差分对通孔结构在传输信号时,易于受到周边通孔中信号的干扰,同时差分对通孔中的信号也会辐射至周边通孔中对周边信号造成干扰。例 如,如图1所示,最常用的差分对通孔结构是由邻近的2个通孔“通孔1”和“通孔2”组成,且不带有任何外部信号隔离结构。这种差分对硅通孔结构易于受到邻近通孔“通孔3”中信号的串扰。周边信号串扰至差分对通孔的2个通孔上的信号幅度、相位往往都是不一致的,这就会对差分对硅通孔造成差模干扰。同时,差分对硅通孔中的差模信号也会对周边通孔中的信号造成干扰。为了解决差分对硅通孔结构与周边的信号串扰问题,如图2所示,通常采取的信号隔离方式为在差分对硅通孔“信号通孔1”和“信号通孔2”周边制作接地通孔结构。The existing differential pair silicon via structure is generally two adjacent and independent vias. The pitch of the vias in the TSV package is small, typically on the order of hundreds of microns, ten microns to micrometers, and continues to decrease as technology advances. Since the distance between the via holes is small, and the semiconductor substrate material between the via structures is a semiconductor, the differential pair via structure of the prior art is susceptible to interference from signals in the peripheral vias when transmitting signals, and is differential. The signal in the through hole is also radiated to the surrounding through hole to cause interference to the surrounding signal. example For example, as shown in FIG. 1, the most commonly used differential pair via structure is composed of two adjacent vias "through hole 1" and "through hole 2" without any external signal isolation structure. This differential pair of through silicon via structures is susceptible to crosstalk from signals in adjacent via "vias 3". The signal amplitude and phase of the two signal vias of the peripheral signal crosstalk to the differential pair of vias are often inconsistent, which causes differential mode interference to the differential pair of through silicon vias. At the same time, the differential mode signal in the differential pair of through silicon vias also interferes with the signals in the surrounding vias. In order to solve the problem of signal crosstalk between the differential pair of silicon via structures and the periphery, as shown in FIG. 2, the signal isolation method generally adopted is to ground the periphery of the differential pair of through silicon vias "signal via 1" and "signal via 2". Through hole structure.
在实现本发明的过程中,发明人发现现有技术中至少存在如下技术问题:In the process of implementing the present invention, the inventors have found that at least the following technical problems exist in the prior art:
现有技术中的差分对硅通孔结构中信号隔离方式无法将差分信号与周边信号进行完全隔离;同时这种信号隔离方式需要耗费的半导体基片的面积是非常巨大的。The signal isolation method in the differential-pair TSV structure in the prior art cannot completely isolate the differential signal from the peripheral signal; at the same time, the area of the semiconductor substrate which is required for such signal isolation is very large.
发明内容Summary of the invention
提供一种同轴式差分对硅通孔结构,其通过设置外层导体屏蔽层,能够将2个分离的内层导体柱内传输的1对差分信号与周边信号进行完全隔离,从而提高差分信号特别是高速差分信号的传输性能。A coaxial differential pair silicon via structure is provided, which can completely isolate one pair of differential signals transmitted in two separate inner conductor columns from surrounding signals by providing an outer conductor shielding layer, thereby improving differential signals Especially the transmission performance of high-speed differential signals.
本发明提供一种同轴式差分对硅通孔结构,包括半导体硅基片,其中,在垂直于所述半导体硅基片的表面方向上开设有贯穿于所述半导体硅基片的硅通孔,所述硅通孔的内壁紧贴有外层绝缘层,所述外层绝缘层内壁紧贴有外层导体屏蔽层,所述外层导体屏蔽层内壁紧贴有内部形成有2个分离的柱状空间的内部绝缘层,所述2个分离的柱状空间内设置有2个相互分离的用于传输1对差分信号的内层导体柱。The present invention provides a coaxial differential pair silicon via structure including a semiconductor silicon substrate, wherein a through silicon via penetrating through the semiconductor silicon substrate is opened in a direction perpendicular to a surface of the semiconductor silicon substrate The inner wall of the through-silicon via is in close contact with the outer insulating layer, and the inner wall of the outer insulating layer is in close contact with the outer conductor shielding layer, and the inner wall of the outer conductor shielding layer is closely attached with two separated inner portions. The inner insulating layer of the columnar space is provided with two inner conductor posts separated from each other for transmitting one pair of differential signals in the two separate columnar spaces.
本发明提供的同轴式差分对硅通孔结构,包括半导体硅基片,其中,在垂直于所述半导体硅基片的表面方向上开设有贯穿于所述半导体硅基片的硅通孔,所述硅通孔的内壁紧贴有外层绝缘层,所述外层绝缘层内壁紧贴有外层导 体屏蔽层,所述外层导体屏蔽层内壁紧贴有内部形成有2个分离的柱状空间的内部绝缘层,所述2个分离的柱状空间内设置有2个相互分离的用于传输1对差分信号的内层导体柱。与现有技术相比,其通过设置外层导体屏蔽层,能够将2个分离的内层导体柱内传输的差分信号与周边信号进行完全隔离,从而提高差分信号特别是高速差分信号的传输性能;同时,与现有技术中的在差分对硅通孔周边制作接地通孔结构的信号隔离方式相比,本发明的信号隔离方式能够大幅度降低所需的半导体基片的面积。综上所述,本发明的同轴式差分对硅通孔结构能够在提高差分信号传输性能的同时节省半导体基片的面积。The coaxial differential pair silicon via structure provided by the present invention comprises a semiconductor silicon substrate, wherein a through silicon via penetrating through the semiconductor silicon substrate is opened in a direction perpendicular to a surface of the semiconductor silicon substrate. The inner wall of the through silicon via is in close contact with the outer layer of insulating layer, and the inner wall of the outer layer of insulating layer is closely attached to the outer layer. a body shielding layer, the inner wall of the outer conductor shielding layer is closely attached with an inner insulating layer in which two separated columnar spaces are formed, and two separated columnar spaces are provided with two separated ones for transmitting one pair The inner conductor post of the differential signal. Compared with the prior art, by providing the outer conductor shielding layer, the differential signals transmitted in the two separated inner conductor columns can be completely isolated from the surrounding signals, thereby improving the transmission performance of differential signals, especially high-speed differential signals. At the same time, the signal isolation method of the present invention can greatly reduce the area of the semiconductor substrate required as compared with the prior art signal isolation method for fabricating the ground via structure around the differential pair of through silicon vias. In summary, the coaxial differential pair silicon via structure of the present invention can save the area of the semiconductor substrate while improving differential signal transmission performance.
附图说明DRAWINGS
为了更清楚地说明本发明实施例中的技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其它的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings used in the description of the embodiments will be briefly described below. It is obvious that the drawings in the following description are only some embodiments of the present invention. Other drawings may also be obtained from those of ordinary skill in the art in view of the drawings.
图1为现有的典型差分对硅通孔的结构示意图;1 is a schematic structural view of a conventional differential pair of through silicon vias;
图2为现有差分对硅通孔结构的信号隔离方式的结构示意图;2 is a schematic structural view of a signal isolation manner of a conventional differential pair silicon via structure;
图3为本发明同轴式差分对硅通孔结构一实施例的结构示意图;3 is a schematic structural view of an embodiment of a coaxial differential pair silicon via structure according to the present invention;
图4至图15为本发明同轴式差分对硅通孔结构的制作流程。4 to FIG. 15 are diagrams showing a manufacturing process of a coaxial differential pair silicon via structure according to the present invention.
具体实施方式detailed description
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其它实施例,都属于本发明保护的范围。The technical solutions in the embodiments of the present invention are clearly and completely described in the following with reference to the accompanying drawings in the embodiments of the present invention. It is obvious that the described embodiments are only a part of the embodiments of the present invention, but not all embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments of the present invention without creative efforts are within the scope of the present invention.
如图3所示,本发明实施例提供一种同轴式差分对硅通孔结构,包括半导 体硅基片,其中,在垂直于所述半导体硅基片的表面方向上开设有贯穿于所述半导体硅基片的硅通孔,所述硅通孔的内壁紧贴有外层绝缘层,所述外层绝缘层内壁仅贴有外层导体屏蔽层,所述外层导体屏蔽层内壁紧贴有内部形成有2个分离的柱状空间的内部绝缘层,所述2个分离的柱状空间内设置有2个相互分离的用于传输1对差分信号的内层导体柱。As shown in FIG. 3, an embodiment of the present invention provides a coaxial differential pair silicon via structure, including a semiconductor a bulk silicon substrate, wherein a through silicon via hole penetrating through the semiconductor silicon substrate is opened in a direction perpendicular to a surface of the semiconductor silicon substrate, and an inner wall of the through silicon via is in close contact with an outer insulating layer, The inner wall of the outer layer of insulating layer is only affixed with an outer layer of a conductive shielding layer, and the inner wall of the outer layer of the outer layer of the outer layer of the outer layer of the outer layer of the outer layer of the outer layer of the outer layer of the inner layer of the outer layer of the outer layer of the outer layer of the inner layer There are two interconnected inner conductor posts for transmitting one pair of differential signals.
其中,所述半导体硅基片能够在封装内进行叠层式互连。Wherein, the semiconductor silicon substrate is capable of being laminated in a package.
本发明提供的同轴式差分对硅通孔结构,包括半导体硅基片,其中,在垂直于所述半导体硅基片的表面方向上开设有贯穿于所述半导体硅基片的硅通孔,所述硅通孔的内壁紧贴有外层绝缘层,所述外层绝缘层内壁仅贴有外层导体屏蔽层,所述外层导体屏蔽层内壁紧贴有内部形成有2个分离的柱状空间的内部绝缘层,所述2个分离的柱状空间内设置有2个相互分离的用于传输1对差分信号的内层导体柱。与现有技术相比,其通过设置外层导体屏蔽层,能够将2个分离的内层导体柱内传输的差分信号与周边信号进行完全隔离,从而提高差分信号特别是高速差分信号的传输性能;同时,与现有技术中的在差分对硅通孔周边制作接地通孔结构的信号隔离方式相比,本发明的信号隔离方式能够大幅度降低所需的半导体基片的面积。综上所述,本发明的同轴式差分对硅通孔结构能够在提高差分信号传输性能的同时节省半导体基片的面积。The coaxial differential pair silicon via structure provided by the present invention comprises a semiconductor silicon substrate, wherein a through silicon via penetrating through the semiconductor silicon substrate is opened in a direction perpendicular to a surface of the semiconductor silicon substrate. The inner wall of the through-silicon via is in close contact with the outer layer of insulating layer, and the inner layer of the outer layer of insulating layer is only adhered with an outer layer of conductor shielding layer, and the inner wall of the outer layer of the outer layer of conductor is closely attached with two separate columns. The inner insulating layer of the space, in which two separated inner conductor posts for transmitting one pair of differential signals are disposed in the two separate columnar spaces. Compared with the prior art, by providing the outer conductor shielding layer, the differential signals transmitted in the two separated inner conductor columns can be completely isolated from the surrounding signals, thereby improving the transmission performance of differential signals, especially high-speed differential signals. At the same time, the signal isolation method of the present invention can greatly reduce the area of the semiconductor substrate required as compared with the prior art signal isolation method for fabricating the ground via structure around the differential pair of through silicon vias. In summary, the coaxial differential pair silicon via structure of the present invention can save the area of the semiconductor substrate while improving differential signal transmission performance.
其中,所述外层绝缘层将所述外层导体屏蔽层与所述半导体硅基片之间进行了电隔离,用于防止所述外层导体屏蔽层中的电信号直接传输至半导体硅基片中。所述外层导体屏蔽层将所述内层导体柱包围在其内部,用于将差分信号的电磁能量限制在外层导体屏蔽层内部,降低差分信号的传输损耗;同时将所述2个内层导体柱传输的1对差分信号与所述外层导体屏蔽层外部的信号屏蔽隔离,防止相互之间的信号串扰。所述内层绝缘层将所述外层导体屏蔽层与所 述2个内层导体柱隔离开,用于防止所述内层导体柱中的电信号直接传输至所述外层导体屏蔽层;同时,所述内层绝缘层将用于传输差分对信号的2个内层导体柱隔离开,防止2个内层导体柱之间形成电信号的直接传输。所述2个内层导体柱是相互独立的且两者之间被内层绝缘层隔离开,其用于传输1组差分信号的2路信号。Wherein the outer insulating layer electrically isolates the outer conductor shielding layer from the semiconductor silicon substrate for preventing direct transmission of electrical signals in the outer conductor shielding layer to the semiconductor silicon substrate In the film. The outer conductor shielding layer encloses the inner conductor post inside thereof for limiting electromagnetic energy of the differential signal inside the outer conductor shielding layer, reducing transmission loss of the differential signal; and simultaneously forming the two inner layers The pair of differential signals transmitted by the conductor post are shielded from the signal shielding outside the outer conductor shield to prevent signal crosstalk between each other. The inner insulating layer and the outer conductor shielding layer The two inner conductor pillars are separated to prevent direct transmission of electrical signals in the inner conductor post to the outer conductor shield layer; meanwhile, the inner insulating layer is used to transmit differential pair signals. The two inner conductor posts are isolated to prevent direct transmission of electrical signals between the two inner conductor posts. The two inner conductor posts are independent of each other and are separated by an inner insulating layer for transmitting two signals of one set of differential signals.
具体地,本发明的同轴式差分对硅通孔结构能够提高差分信号传输性能体现如下:Specifically, the coaxial differential pair silicon via structure of the present invention can improve differential signal transmission performance as follows:
本发明的同轴式差分对硅通孔结构在传输高速、超高速差分信号时,信号的电磁能量被外层导体屏蔽层限定在其内部,不会向周围的半导体基片中辐射电磁能量,一方面能够大幅降低正向传输信号的能量损耗,另一方面能够将外层导体屏蔽层内部的差分信号与外层导体屏蔽层外部的信号完全隔离,防止外层导体屏蔽层内、外的信号之间的相互串扰。The coaxial differential pair-on-silicon via structure of the present invention transmits high-speed, ultra-high-speed differential signals, and the electromagnetic energy of the signal is limited by the outer conductor shielding layer, and does not radiate electromagnetic energy into the surrounding semiconductor substrate. On the one hand, the energy loss of the forward transmission signal can be greatly reduced, and on the other hand, the differential signal inside the outer conductor shielding layer can be completely isolated from the signal outside the outer conductor shielding layer, and the signals inside and outside the outer conductor shielding layer can be prevented. Crosstalk between each other.
优选地,所述2个圆形或者椭圆形硅通孔的交叉部分的半导体硅基片表面平行面内垂直于过圆心连线方向上的最大开口宽度大于所述外层绝缘层和所述外层导体屏蔽层的厚度之和,且所述2个圆形或者椭圆形硅通孔的交叉部分的半导体硅基片表面平行面内垂直于过圆心连线方向上的最大开口宽度小于所述2个圆形或者椭圆形硅通孔的垂直于过圆心连线方向上的较小的直径。Preferably, the intersection of the two circular or elliptical through silicon vias in the parallel plane of the surface of the semiconductor silicon substrate has a maximum opening width perpendicular to the line connecting the center of the circle, and the outer opening layer is larger than the outer insulating layer and the outer layer. a sum of thicknesses of the layer conductor shielding layers, and a maximum opening width in a direction parallel to the line connecting the center of the semiconductor silicon substrate in a parallel plane of the intersection of the two circular or elliptical silicon through holes is smaller than the The circular or elliptical through silicon vias are perpendicular to the smaller diameter in the direction of the line connecting the center of the circle.
优选地,所述硅通孔由相互交叉的2个圆形或者椭圆形硅通孔形成,如图3所示。Preferably, the through silicon via is formed by two circular or elliptical through silicon vias that intersect each other, as shown in FIG.
优选地,所述外层绝缘层由绝缘材料制成,所述外层绝缘层在平行于所述半导体基片表面方向上的外周是封闭的且中间没有相交处,如图3所示。Preferably, the outer insulating layer is made of an insulating material which is closed at the outer circumference in a direction parallel to the surface of the semiconductor substrate and has no intersection therebetween, as shown in FIG.
优选地,所述外层导体屏蔽层由导体制成,所述外层导体屏蔽层在平行于所述半导体基片表面方向上的外周是封闭的且中间没有相交处,如图3所示。 Preferably, the outer conductor shielding layer is made of a conductor which is closed at the outer circumference in a direction parallel to the surface of the semiconductor substrate and has no intersection therebetween, as shown in FIG.
优选地,所述内层绝缘层由绝缘材料制成,所述内层绝缘层在平行于所述半导体基片表面方向上的外周是封闭的且外周在中间部位形成交叉,如图3所示。Preferably, the inner insulating layer is made of an insulating material, the inner insulating layer is closed on the outer circumference in a direction parallel to the surface of the semiconductor substrate, and the outer periphery forms an intersection at the intermediate portion, as shown in FIG. .
优选地,2个相互分离的用于传输1对差分信号的内层导体柱由导体制成,所述内层导体柱为实心导体柱、空心导体柱或者带有内部填充物的套筒式导体柱。Preferably, two mutually separated inner conductor posts for transmitting a pair of differential signals are made of a conductor, which is a solid conductor post, a hollow conductor post or a sleeve conductor with an internal filler column.
优选地,所述2个相互分离的用于传输1对差分信号的内层导体柱分别位于内层绝缘层内部形成的2个分离的柱状空间内,如图3所示。Preferably, the two mutually separated inner conductor posts for transmitting a pair of differential signals are respectively located in two separate columnar spaces formed inside the inner insulating layer, as shown in FIG.
如图4-图15所示,为上述实施例中的同轴式差分对硅通孔结构的制作流程,且其制作工艺和流程与现有常规的硅通孔结构的制造工艺与流程是兼容的,易于在现有制造工艺下进行制作。制作流程采取“由外层至内层”的逐层制作方式,具体如下:As shown in FIG. 4 to FIG. 15 , the fabrication process of the coaxial differential pair silicon via structure in the above embodiment is compatible with the manufacturing process and process of the conventional conventional through silicon via structure. It is easy to make under the existing manufacturing process. The production process adopts the layer-by-layer production method from “outer layer to inner layer” as follows:
S1、在垂直于所述半导体硅基片的表面方向上开设贯穿于所述半导体硅基片的第一个圆形硅通孔,如图4所示,其中,所述第一圆形硅通孔的直径为R,如图5所示。S1, a first circular through silicon via extending through the semiconductor silicon substrate is formed in a direction perpendicular to a surface of the semiconductor silicon substrate, as shown in FIG. 4, wherein the first circular through silicon pass The diameter of the hole is R, as shown in FIG.
S2、与所述第一个圆形硅通孔采取部分重叠的方式在垂直于所述半导体硅基片的表面方向上开设贯穿于所述半导体硅基片的第二个圆形硅通孔,以形成贯穿于所述半导体硅基片的硅通孔,如图6所示,其中,所述2个圆形硅通孔的交叉部分的半导体硅基片表面平行面内垂直于过圆心连线方向上的最大开口宽度为L,如图7所示,其中L小于R。S2, a second circular through-silicon via extending through the semiconductor silicon substrate is formed in a direction perpendicular to a surface of the semiconductor silicon substrate in a manner of partially overlapping the first circular through-silicon via. Forming through-silicon vias penetrating through the semiconductor silicon substrate, as shown in FIG. 6, wherein the intersection of the two circular through-silicon vias in the parallel plane of the surface of the semiconductor silicon substrate is perpendicular to the center line The maximum opening width in the direction is L, as shown in Figure 7, where L is less than R.
S3、在所述硅通孔的内壁上制作外层绝缘层,所述外层绝缘层在平行于所述半导体基片表面方向上的外周是封闭的且中间没有相交处,如图8所示,其中,所述外层绝缘层的厚度为H1,如图9所示。 S3, forming an outer insulating layer on the inner wall of the through silicon via, the outer insulating layer being closed at the outer periphery in a direction parallel to the surface of the semiconductor substrate and having no intersection therebetween, as shown in FIG. Wherein the outer insulating layer has a thickness H1 as shown in FIG.
S4、在所述外层绝缘层的内壁上制作外层导体屏蔽层,所述外层导体屏蔽层在平行于所述半导体基片表面方向上的外周是封闭的且中间没有相交处,如图10所示,其中,所述外层导体屏蔽层的厚度为H2,如图11所示。如图9所示的外层绝缘层厚度H1和如图11所示的外层导体屏蔽层的厚度H2之和小于如图7所示的2个圆形硅通孔的交叉部分的半导体硅基片表面平行面内垂直于过圆心连线方向上的最大开口宽度L。S4, forming an outer layer conductor shielding layer on the inner wall of the outer layer insulating layer, the outer layer conductor shielding layer being closed at an outer circumference in a direction parallel to a surface of the semiconductor substrate, and having no intersection therebetween, as shown in the figure 10, wherein the outer conductor shielding layer has a thickness H2, as shown in FIG. The sum of the thickness H1 of the outer insulating layer shown in FIG. 9 and the thickness H2 of the outer conductor shielding layer as shown in FIG. 11 is smaller than the semiconductor silicon base of the intersection of the two circular through silicon vias as shown in FIG. The parallel opening in the surface of the sheet is perpendicular to the maximum opening width L in the direction of the line connecting the center of the circle.
S5、在所述外层导体屏蔽层的内壁上制作内部形成有2个分离的柱状空间的内层绝缘层,所述内层绝缘层在平行于所述半导体基片表面方向上的外周是封闭的且外周在中间部位形成交叉,如图12所示,其中,所述内层绝缘层的厚度为H3,所述内层绝缘层的中间交叠部分在过圆心连线方向上形成厚度为K的隔离壁,如图13所示。S5, forming an inner insulating layer internally formed with two separated columnar spaces on the inner wall of the outer conductor shielding layer, the inner insulating layer being closed on the outer circumference in a direction parallel to the surface of the semiconductor substrate And the outer periphery forms an intersection at an intermediate portion, as shown in FIG. 12, wherein the inner insulating layer has a thickness H3, and the intermediate overlapping portion of the inner insulating layer forms a thickness K in a direction of the center line connection. The partition wall is shown in Figure 13.
S6、在2个柱状空间内分别设置有2个相互分离的内层导体柱,其中,2个内层导体柱与外层导体屏蔽层以及二者之间的内层绝缘层就构成了一个同轴式的差分信号传输结构,如图14和图15所示。S6. Two inner conductor pillars separated from each other are disposed in two columnar spaces, wherein two inner conductor pillars and an outer conductor shield layer and an inner insulating layer between the two constitute a common The axial differential signal transmission structure is shown in Figures 14 and 15.
虽然上述实施例中,是以同轴式差分对硅通孔结构为例进行介绍,但是,这种同轴式差分对通孔结构不仅能够适用于与半导体硅基片,同样也适用于其它材料制成的能够适合在封装内进行叠层式互连的半导体基片,例如锗硅材料半导体基片,砷化镓材料半导体基片、氮化镓材料半导体基片等。Although the above embodiment is an example of a coaxial differential pair-via via structure, the coaxial differential pair via structure can be applied not only to a semiconductor silicon substrate but also to other materials. A semiconductor substrate can be fabricated which is suitable for lamination interconnection in a package, such as a silicon germanium material semiconductor substrate, a gallium arsenide material semiconductor substrate, a gallium nitride material semiconductor substrate, or the like.
以上所述,仅为本发明的具体实施方式,但本发明的保护范围并不局限于此,任何熟悉本技术领域的技术人员在本发明揭露的技术范围内,可轻易想到的变化或替换,都应涵盖在本发明的保护范围之内。因此,本发明的保护范围应该以权利要求的保护范围为准。 The above is only a specific embodiment of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art can easily think of changes or substitutions within the technical scope of the present invention. All should be covered by the scope of the present invention. Therefore, the scope of protection of the present invention should be determined by the scope of the claims.

Claims (9)

  1. 一种同轴式差分对硅通孔结构,其特征在于,包括半导体硅基片,其中,在垂直于所述半导体硅基片的表面方向上开设有贯穿于所述半导体硅基片的硅通孔,所述硅通孔的内壁紧贴有外层绝缘层,所述外层绝缘层内壁紧贴有外层导体屏蔽层,所述外层导体屏蔽层内壁紧贴有内部形成有2个分离的柱状空间的内部绝缘层,所述2个分离的柱状空间内设置有2个相互分离的用于传输1对差分信号的内层导体柱。A coaxial differential pair silicon via structure, comprising: a semiconductor silicon substrate, wherein a through silicon via the semiconductor silicon substrate is opened in a direction perpendicular to a surface of the semiconductor silicon substrate a hole, an inner wall of the through-silicon via is in close contact with an outer layer of insulating layer, the inner wall of the outer layer of insulating layer is in close contact with the outer layer of the conductor shielding layer, and the inner wall of the outer layer of the outer layer of the outer layer of the outer layer of the outer layer is formed The inner insulating layer of the columnar space is provided with two mutually separated inner conductor posts for transmitting one pair of differential signals.
  2. 根据权利要求1所述的同轴式差分对硅通孔结构,其特征在于,所述半导体硅基片能够适合在封装内进行叠层式互连。The coaxial differential through silicon via structure of claim 1 wherein said semiconductor silicon substrate is adapted to be laminated interconnected within a package.
  3. 根据权利要求1所述的同轴式差分对硅通孔结构,其特征在于,所述硅通孔由相互交叉的2个圆形或者椭圆形硅通孔形成。The coaxial differential through silicon via structure according to claim 1, wherein the through silicon via is formed by two circular or elliptical through silicon vias that intersect each other.
  4. 根据权利要求3所述的同轴式差分对硅通孔结构,其特征在于,所述2个圆形或者椭圆形硅通孔的交叉部分的半导体硅基片表面平行面内垂直于过圆心连线方向上的最大开口宽度大于所述外层绝缘层和所述外层导体屏蔽层的厚度之和,且所述2个圆形或者椭圆形硅通孔的交叉部分的半导体硅基片表面平行面内垂直于过圆心连线方向上的最大开口宽度小于所述2个圆形或者椭圆形硅通孔的垂直于过圆心连线方向上的较小的直径。The coaxial differential pair-on-silicon via structure according to claim 3, wherein the intersection of the two circular or elliptical silicon vias on the surface of the semiconductor silicon substrate is perpendicular to the center of the circle The maximum opening width in the line direction is greater than the sum of the thicknesses of the outer insulating layer and the outer conductor shielding layer, and the surface of the semiconductor silicon substrate at the intersection of the two circular or elliptical silicon through holes is parallel The maximum opening width in the direction perpendicular to the line connecting the center of the circle is smaller than the smaller diameter of the two circular or elliptical through silicon holes perpendicular to the line connecting the center of the circle.
  5. 根据权利要求1所述的同轴式差分对硅通孔结构,其特征在于,所述外层绝缘层由绝缘材料制成,所述外层绝缘层在平行于所述半导体硅基片表面方向上的外周是封闭的且中间没有相交处。The coaxial differential through silicon via structure according to claim 1, wherein said outer insulating layer is made of an insulating material, said outer insulating layer being parallel to a surface of said semiconductor silicon substrate The upper perimeter is closed and there is no intersection in the middle.
  6. 根据权利要求1所述的同轴式差分对硅通孔结构,其特征在于,所述外层导体屏蔽层由导体制成,所述外层导体屏蔽层在平行于所述半导体硅基片表面方向上的外周是封闭的且中间没有相交处。 The coaxial differential through silicon via structure according to claim 1, wherein said outer conductor shielding layer is made of a conductor, said outer conductor shielding layer being parallel to said semiconductor silicon substrate surface The outer circumference in the direction is closed and there is no intersection in the middle.
  7. 根据权利要求1所述的同轴式差分对硅通孔结构,其特征在于,所述内层绝缘层由绝缘材料制成,所述内层绝缘层在平行于所述半导体硅基片表面方向上的外周是封闭的且外周在中间部位形成交叉。The coaxial differential through silicon via structure according to claim 1, wherein said inner insulating layer is made of an insulating material, said inner insulating layer being parallel to a surface of said semiconductor silicon substrate The upper circumference is closed and the outer circumference forms an intersection at the intermediate portion.
  8. 根据权利要求1所述的同轴式差分对硅通孔结构,其特征在于,所述2个相互分离的用于传输1对差分信号的内层导体柱由导体制成,所述内层导体柱为实心导体柱、空心导体柱或者带有内部填充物的套筒式导体柱。The coaxial differential through-silicon via structure according to claim 1, wherein the two inner conductor posts separated from each other for transmitting a pair of differential signals are made of a conductor, the inner conductor The column is a solid conductor post, a hollow conductor post or a telescopic conductor post with internal filling.
  9. 根据权利要求8所述的同轴式差分对硅通孔结构,其特征在于,所述2个相互分离的用于传输1对差分信号的内层导体柱分别位于所述内层绝缘层内部形成的2个分离的柱状空间内。 The coaxial differential pair-on-silicon via structure according to claim 8, wherein the two mutually separated inner conductor pillars for transmitting one pair of differential signals are respectively formed inside the inner insulating layer. Within 2 separate columnar spaces.
PCT/CN2016/108563 2016-12-05 2016-12-05 Coaxial differential pair silicon through-hole structure WO2018102962A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2016/108563 WO2018102962A1 (en) 2016-12-05 2016-12-05 Coaxial differential pair silicon through-hole structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2016/108563 WO2018102962A1 (en) 2016-12-05 2016-12-05 Coaxial differential pair silicon through-hole structure

Publications (1)

Publication Number Publication Date
WO2018102962A1 true WO2018102962A1 (en) 2018-06-14

Family

ID=62490517

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/108563 WO2018102962A1 (en) 2016-12-05 2016-12-05 Coaxial differential pair silicon through-hole structure

Country Status (1)

Country Link
WO (1) WO2018102962A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120104575A1 (en) * 2010-11-01 2012-05-03 Taiwan Semiconductor Manufacturing Company, Ltd. Slot-Shielded Coplanar Strip-line Compatible with CMOS Processes
CN104638463A (en) * 2013-11-06 2015-05-20 罗森伯格(上海)通信技术有限公司 High-speed board-to-board electronic connector and multilayer circuit board assembly
CN105261892A (en) * 2015-11-10 2016-01-20 丰岛电子科技(苏州)有限公司 Electric connector
CN105810663A (en) * 2016-05-06 2016-07-27 西安电子科技大学 Shielding differential silicon through hole structure and fabrication method thereof
CN106449574A (en) * 2016-12-05 2017-02-22 中国科学院微电子研究所 Coaxial differential pair silicon through hole structure

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120104575A1 (en) * 2010-11-01 2012-05-03 Taiwan Semiconductor Manufacturing Company, Ltd. Slot-Shielded Coplanar Strip-line Compatible with CMOS Processes
CN104638463A (en) * 2013-11-06 2015-05-20 罗森伯格(上海)通信技术有限公司 High-speed board-to-board electronic connector and multilayer circuit board assembly
CN105261892A (en) * 2015-11-10 2016-01-20 丰岛电子科技(苏州)有限公司 Electric connector
CN105810663A (en) * 2016-05-06 2016-07-27 西安电子科技大学 Shielding differential silicon through hole structure and fabrication method thereof
CN106449574A (en) * 2016-12-05 2017-02-22 中国科学院微电子研究所 Coaxial differential pair silicon through hole structure

Similar Documents

Publication Publication Date Title
CN106449574B (en) Coaxial differential pair silicon through hole structure
US8901688B2 (en) High performance glass-based 60 ghz / mm-wave phased array antennas and methods of making same
TWI657557B (en) Integrated circuit package having wire-bonded multi-die stack
EP3399547A1 (en) Packaging structure, electronic device and packaging method
CN103094257B (en) 3D chip packages with shielding construction
US9786581B2 (en) Through-silicon via (TSV)-based devices and associated techniques and configurations
TW201225246A (en) Multi-chip stack structure
JP2017514317A (en) Multi-layer package with integrated antenna
US8786061B2 (en) Semiconductor device
US20200388583A1 (en) Semiconductor devices comprising planar waveguide transmission lines
US20140183755A1 (en) Semiconductor package and fabrication method thereof
US6784519B2 (en) Semiconductor device
WO2018102962A1 (en) Coaxial differential pair silicon through-hole structure
US20170271251A1 (en) Fabrication method of semiconductor substrate
US20220190806A1 (en) Multi-filter die
JP6142800B2 (en) Semiconductor device and manufacturing method thereof
TW201306213A (en) Through silicon via structure for impedance matching and electrical interconnection
CN111048488A (en) Bare core with electromagnetic shielding structure
JP4297195B1 (en) Laminated chip
WO2024138964A1 (en) High-voltage capacitive isolator
TWI768947B (en) Antenna package and method for manufacturing the same
TWI713163B (en) Semiconductor package
CN104811882A (en) Stacked die type microphone
CN116314157A (en) Double-sided silicon-based embedded high-density 3D packaging structure and method
CN115483195A (en) Package structure and method for manufacturing the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16923414

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16923414

Country of ref document: EP

Kind code of ref document: A1