WO2018058902A1 - 显示控制电路及其显示控制方法以及显示装置 - Google Patents

显示控制电路及其显示控制方法以及显示装置 Download PDF

Info

Publication number
WO2018058902A1
WO2018058902A1 PCT/CN2017/076441 CN2017076441W WO2018058902A1 WO 2018058902 A1 WO2018058902 A1 WO 2018058902A1 CN 2017076441 W CN2017076441 W CN 2017076441W WO 2018058902 A1 WO2018058902 A1 WO 2018058902A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
display
control
signal
terminal
Prior art date
Application number
PCT/CN2017/076441
Other languages
English (en)
French (fr)
Inventor
刘楠
安娜
王鑫
张晓萍
刘颖
王耀东
刘芳怡
张扬
郑仰利
Original Assignee
京东方科技集团股份有限公司
北京京东方光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 京东方科技集团股份有限公司, 北京京东方光电科技有限公司 filed Critical 京东方科技集团股份有限公司
Priority to US15/568,310 priority Critical patent/US10657923B2/en
Publication of WO2018058902A1 publication Critical patent/WO2018058902A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G06F3/0416—Control or interface arrangements specially adapted for digitisers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3215—Monitoring of peripheral devices
    • G06F1/3218—Monitoring of peripheral devices of display devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3265—Power saving in display device
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/06—Details of flat display driving waveforms
    • G09G2310/061—Details of flat display driving waveforms for resetting or blanking
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G09G2330/022—Power management, e.g. power saving in absence of operation, e.g. no data being entered during a predetermined time
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/026—Arrangements or methods related to booting a display
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/027—Arrangements or methods related to powering off a display
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Definitions

  • the present disclosure relates to the field of display driving, and in particular to a display control circuit, a display control method thereof, and a display device.
  • the display module In the standby state of the electronic device, the display module enters a sleep-in mode.
  • the application AP
  • the power supply source is converted from a battery to a USB interface, and if a connection problem occurs during the conversion process, a transient uncontrollable abnormal power-down condition may occur, which may cause an abnormality of the driver integrated chip (IC) in the display module, thereby causing The display module enters an abnormal state.
  • the operating power supply voltage IOvcc supplied to it must be turned off to cancel the abnormal state.
  • IOvcc is also multiplexed by other modules (for example, a touch module), IOvcc cannot be disconnected for other modules to work normally.
  • An embodiment of the present disclosure provides a display control circuit including: a switch circuit having a first signal input terminal connected to the control terminal, a second signal input terminal connected to the power signal terminal, and a power signal output terminal; and a display driving circuit a first signal input terminal connected to the control terminal, a power signal input terminal connected to the power signal output end of the switch circuit, and a drive signal output end, wherein the switch circuit is configured to input through the second signal
  • the terminal receives the working power supply voltage from the power signal terminal, and The operating power supply voltage is output to the display driving circuit through the power signal output end under the control of the control terminal.
  • the display control circuit further includes a main circuit, the main circuit includes: the control end, configured to provide a control signal to the switch circuit and the display drive circuit, and the power signal end, Providing the operating power supply voltage to the switching circuit.
  • the main circuit is configured to: in the sleep mode, control the switch circuit to be turned off by the control terminal; and in the awake mode, the switch circuit is controlled to be turned on by the control terminal.
  • the switching circuit is configured to output the operating power supply voltage to the display driving circuit when turned on, and to stop outputting the operating power voltage to the display driving circuit when turned off.
  • the main circuit is further configured to control the display drive circuit reset by the control terminal.
  • the display control circuit further includes a touch circuit, and the touch circuit includes: a voltage signal input end connected to the power signal end for receiving the working power voltage from the display driving circuit.
  • the switching circuit comprises an NMOS transistor or a PMOS transistor.
  • a display control method applied to the above display control circuit including:
  • control switch circuit In sleep mode, the control switch circuit is turned off
  • control switch circuit In the awake mode, the control switch circuit is turned on to provide a working power supply voltage to the display drive circuit.
  • the controlling the switching circuit to open comprises: switching a control signal provided by the control terminal from a first level to a second level.
  • the controlling the switch circuit to switch comprises: switching the control signal from a second level to a first level.
  • the display drive circuit is also reset when the control signal is switched from the second level to the first level.
  • a display device including a display panel and the above display control circuit.
  • the display drive circuit is configured to provide a drive signal to the display panel through its drive signal output.
  • FIG. 1 is a schematic block diagram of a display control circuit in accordance with an embodiment of the present disclosure
  • FIG. 2 is an example detailed circuit diagram of a switching circuit in the display control circuit of FIG. 1 in accordance with an embodiment of the present disclosure
  • FIG. 3 is a schematic block diagram of a display control circuit in accordance with another embodiment of the present disclosure.
  • FIG. 4 is a flowchart of a display control method according to an embodiment of the present disclosure.
  • FIG. 5 shows a schematic block diagram of a display device in accordance with an embodiment of the present disclosure.
  • FIG. Represents the same or similar technical features. It is apparent that the described embodiments are only a part of the embodiments of the present disclosure and are not intended to limit the disclosure. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments of the present disclosure without departing from the inventive scope are the scope of the disclosure.
  • references to "one embodiment”, “an embodiment”, “an” or “an” or “an” or “an” or “an” In at least one embodiment.
  • the appearances of the phrase “in one embodiment”, “in the embodiment”, “the” Furthermore, the particular features, structures, or characteristics may be combined in one or more embodiments or examples in any suitable combination and/or sub-combination.
  • the term “and/or” as used herein includes any and all combinations of one or more of the associated listed items.
  • the present disclosure proposes a display control circuit, a display control method thereof, and a display device capable of controlling a display driving circuit in a sleep mode by turning on and off of a switching circuit by setting a switching circuit
  • the power supply to the display driving circuit is turned off, and the display driving circuit supplies power to the display driving circuit in the awake mode.
  • the control signal is switched from the first level (eg, high level) to the second level (eg, low level), so that the switching circuit is turned off, Thereby stopping the supply of power to the display drive circuit.
  • the control signal is switched from the second level to the first level when the display driving circuit is woken up, such that the switching circuit is turned on to be disclosed to the display driving circuit. This avoids display due to an abnormal state of the display driving circuit in the sleep mode.
  • the device restarts the black screen or a bad abnormal display, while ensuring that other modules that are multiplexed with the display control circuit operate normally.
  • FIG. 1 shows a schematic block diagram of a display control circuit 100 in accordance with an embodiment of the present disclosure.
  • the display control circuit 100 may include a switch circuit 101 and a display drive circuit 102.
  • the switch circuit 101 has a first signal input terminal connected to the control terminal CON for receiving a control signal Control; a second signal input terminal connected to the power signal signal terminal IOVCC for receiving the operating power supply voltage IOvcc; and for outputting the The power signal output of the working power supply voltage.
  • the display driving circuit 102 has a first signal input terminal connected to the control terminal CON for receiving a control signal Control, and a power signal input terminal connected to the power signal output end of the switch circuit 101 for receiving the work. a power supply voltage IOvcc; and a drive signal output terminal for outputting a drive signal.
  • the switch circuit 101 is configured to output, to the display drive circuit 102, the operating power supply voltage IOvcc received by the second signal input terminal from the power supply signal terminal IOVCC under the control of the control terminal CON.
  • the switch circuit 101 is turned on when the control signal Control is at the first level to output the operating power supply voltage IOvcc to the display driving circuit 102, and is turned off when the control signal Control is at the second level to stop driving to the display.
  • the circuit 102 outputs the power supply voltage IOvcc. In the present embodiment, it is controlled such that the display driving circuit is turned off to supply power to the display driving circuit in the sleep mode by turning on and off of the switching circuit, and the display driving circuit supplies power to the display driving circuit in the awake mode.
  • the display device restarts the black screen or the bad abnormal display due to the abnormal state of the display driving circuit in the sleep mode.
  • the second level is a low level; when the first level is a low level, the second level is a high level.
  • the switching circuit can be an N-channel MOSFET transistor (eg, SC-75A or SC-89) having three pins.
  • the first pin G of the switching circuit is connected to the control terminal CON to receive the control signal Control.
  • the second pin S of the switching circuit is connected to the power signal terminal IOVCC to receive the operating power voltage IOvcc.
  • the third pin D of the switching circuit is used to output the operating power supply voltage IOvcc.
  • the switching circuit outputs a working power supply voltage IOvcc under the control of the control signal Control.
  • control signal Control when the control signal Control is at a high level, the switch circuit is turned on, and the operating power supply voltage IOvcc is output through the third pin D.
  • control signal Control When the control signal Control is low, the switch circuit is turned off, and the output of the working power is stopped. Source voltage IOvcc.
  • the transistor is an NMOSFET transistor with a maximum gate voltage of 6V, a pin count of 3, a maximum power dissipation of 0.3W, a typical off-delay time of 50ns, a typical on-delay time of 50ns, and a maximum operating temperature. +155 degrees Celsius, minimum operating temperature -55 degrees Celsius. Therefore, the transistor can satisfy the performance requirements of the display control circuit of the embodiment of the present disclosure. It should be noted, however, that the type of transistor mentioned in the above embodiments of the present disclosure is not limited to the N type, and it may also be a P type transistor.
  • the sources and drains of these transistors may be interchanged depending on the type of transistor and the input signal, and no specific distinction is made here.
  • a switching transistor as an N-type transistor as an example, that is, when the gate voltage of the switching transistor is at a high level, the switching transistor is turned on, and when the gate voltage is at a low level, the switching transistor is turned off.
  • a P-type transistor can be used as the switching transistor, that is, when the switching transistor is turned on when the gate voltage of the switching transistor is low and the switching transistor is turned off when the gate voltage is high, the circuit is turned off.
  • the switching circuit functions to control the turning on and off of the operating power supply voltage outputted to the display control circuit.
  • the switching circuit is turned on and off by the high and low levels of the control signals, thereby controlling the power supply and power-off for the subsequent display driving circuit.
  • FIG. 3 is a schematic block diagram of a display control circuit 300 in accordance with another embodiment of the present disclosure.
  • the display control circuit 300 includes a switch circuit 301, a display drive circuit 302, a main circuit 303, and a touch circuit 304.
  • the switch circuit 301 has a first signal input terminal connected to the control terminal CON for receiving the control signal Control, a second signal input terminal connected to the power signal signal terminal IOVCC for receiving the operating power supply voltage IOvcc, and for outputting the The power signal output terminal of the working power supply voltage IOvcc.
  • the display driving circuit 302 has a first signal input terminal connected to the control terminal CON for receiving a control signal Control, and a power signal input terminal connected to the power signal output end of the switch circuit for receiving the working power supply. Voltage IOvcc; and a drive signal output for outputting a drive signal.
  • the switch circuit 301 is configured to output, to the display drive circuit 302, the operating power supply voltage IOvcc received by the second signal input terminal from the power supply signal terminal IOVCC under the control of the control terminal CON. Specifically, the switch circuit 301 is turned on when the control signal Control is at the first level to output the operating power voltage IOvcc to the display drive circuit 302, and is turned off when the control signal Control is at the second level, so as to stop the The display drive circuit 302 outputs the operating power supply voltage IOvcc.
  • the main circuit 303 has the control terminal CON for the switch circuit 301 and the display drive circuit 302.
  • a control signal Control is provided, and a power signal terminal IOVCC is provided for supplying the operating power supply voltage IOvcc to the switching circuit 301.
  • the main circuit passes the control signal through the control terminal CON.
  • Control switches from a first level (eg, a high level) to a second level (eg, a low level) such that the switching circuit 301 is turned off, thereby stopping outputting the operating power supply voltage IOvcc to the display driving circuit 302.
  • the main circuit 303 switches the control signal Control from the second level to the first level through the control terminal CON, so that the switching circuit 301 is turned on to output the operating power supply voltage IOvcc to the display driving circuit 302. .
  • the main circuit 303 can supply power to the display driving circuit 302 through the switching circuit 301.
  • the display drive circuit 302 is reset in response to such switching of the control signal.
  • the switch circuit 301 and the display drive circuit 302 share the control signal Control provided by the main circuit 303.
  • the control signal Control is equivalent to an enable signal for controlling the on/off of the switch circuit 301.
  • the control signal Control corresponds to a reset signal for controlling the reset operation of the display driving circuit 302.
  • the touch circuit 304 has a voltage signal input terminal connected to the power signal terminal 10VCC for multiplexing the supplied operating power voltage IOvcc of the main circuit 303 with the display driving circuit 302.
  • Touch circuit 304 can receive and process touch signals.
  • the main circuit 303 directly supplies the working power voltage IOvcc to the display driving circuit 302 and the touch circuit 304, so that the touch circuit 304 can multiplex the working power voltage IOvcc with the display driving circuit 302. Therefore, even in the case where the display driving circuit 302 is in an abnormal state due to entering the sleep mode, the main circuit 303 cannot provide the operating power supply voltage IOvcc.
  • the switching circuit 301 is provided between the main circuit 303 and the display driving circuit 302, and is controlled to be turned off when the display driving circuit 302 is in the sleep mode by turning the switching circuit 301 on and off. Power is supplied to the display driving circuit 302, and power is supplied to the display driving circuit 302 in the awake mode. Thereby, the display device is prevented from restarting the black screen or a bad abnormal display.
  • the main circuit 303 can continue to continue to supply power to the display driving circuit 302.
  • the touch circuit 304 is powered to operate the touch circuit 304 normally.
  • the switching circuit 301 may be an NMOS transistor or a PMOS transistor.
  • Display driver circuit 302 can include a digital circuit, a shift register, and an internal boost module.
  • Display control circuit 300 can include one or more of the display drive circuits.
  • the display driving circuit is not limited to an amorphous silicon (a-Si) material, and may be LTPS and other materials.
  • the main circuit 303 may include a CPU and a memory for transmitting instructions to the respective circuits and processing the feedback signals.
  • the shape of the main circuit 303 is not limited to a rectangle and may be any shape.
  • the display control method 400 may include:
  • step 401 in the sleep mode, the control switch circuit is turned off.
  • control switch circuit is turned “on” to provide the operating power supply voltage to the display drive circuit.
  • step 401 includes: switching a control signal provided by the control terminal from a first level to a second level.
  • Step 402 includes switching the control signal from a second level to a first level.
  • the display drive circuit is also reset when the control signal is switched from the second level to the first level.
  • the control signal when the display driving circuit in the display device is in the sleep mode, the control signal is switched from the first level (for example, a high level) to a second level (for example, a low level).
  • the operating voltage voltage supplied to the display drive circuit can be set to the second power with the control signal Control.
  • Flat eg low
  • the operating power supply voltage provided by the main circuit can normally supply power to other modules (for example, touch circuits).
  • the control signal is switched from the second level to the first level.
  • the main circuit can supply the operating power supply voltage to the display driving circuit through the switching circuit, so that the display device can be normally woken up and no bad display occurs.
  • a control signal of a first level eg, a high level
  • a common supply of power to both the display driving circuit and the touch module (or other circuit) is achieved.
  • a display device including a display panel and the above display control circuit, as shown in FIG.
  • the display drive circuit in the display control circuit is configured to provide a drive signal to the display panel through its drive signal output.
  • the display panel may be a TFT-LCD panel, an OLED panel, or an LTPS panel.
  • the display device may be: a smart phone, a tablet personal computer (PC), a mobile phone, a video phone, an e-book reader (e-book reader), a desktop PC, a laptop PC, a netbook computer, Any product or component that has a display function, such as a personal digital assistant (PDA), a portable multimedia player (PMP), an MP3 player, and the like.
  • a smart phone a tablet personal computer (PC)
  • PC personal computer
  • PDA personal digital assistant
  • PMP portable multimedia player
  • MP3 player MP3 player
  • aspects of the embodiments disclosed herein may be implemented in an integrated circuit as a whole or in part, as one or more of one or more computers running on one or more computers.
  • a computer program eg, implemented as one or more programs running on one or more computer systems
  • implemented as one or more programs running on one or more processors eg, implemented as one or One or more programs running on a plurality of microprocessors, implemented as firmware, or substantially in any combination of the above, and those skilled in the art, in accordance with the present disclosure, will be provided with design circuitry and/or write software and / or firmware code capabilities.
  • signal bearing media include, but are not limited to, recordable media such as floppy disks, hard drives, compact disks (CDs), digital versatile disks (DVDs), digital tapes, computer memories, and the like; and transmission-type media such as digital and / or analog communication media (eg, fiber optic cable, waveguide, wired communication link, wireless communication link, etc.).

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Computing Systems (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

一种显示控制电路（100，300）及其显示控制方法和显示装置，能够通过在显示控制电路（100，300）中设置开关电路（101，301），使得通过开关电路（101，301）的接通和关断来控制在显示驱动电路（102，302）在睡眠模式下断开向显示驱动电路（102，302）供电，在唤醒模式下向显示驱动电路（102，302）供电。

Description

显示控制电路及其显示控制方法以及显示装置
相关申请的交叉引用
本申请要求于2016年9月27日提交的、申请号为201610857025.2的中国专利申请的优先权，其全部内容通过引用并入本申请中。
技术领域
本公开涉及显示驱动领域，尤其涉及一种显示控制电路及其显示控制方法以及显示装置。
背景技术
随着显示技术的进步，用户对电子设备的显示要求越来越高。在电子设备的待机状态下显示模组会进入睡眠模式(sleep-in mode)，此时，在由于其它因素(例如电子设备由电池供电转换为USB供电的情况下，应用程序(AP)需要把其供电来源由电池转换为USB接口，并且如果在转换过程中出现衔接问题，则会出现暂态不可控的异常掉电情况)，会引起显示模组中驱动集成芯片(IC)异常，从而导致显示模组进入异常状态。对于显示模组中的驱动IC，要解除异常状态必须将向其供应的工作电源电压IOvcc关断，否则将会导致该驱动IC内部振荡器无法重新启动，进而导致显示面板唤醒黑屏或异常显示。但是在传统技术中，由于IOvcc还被其他模块(例如触控模块)复用，因此为了其他模块正常工作，不能断开IOvcc。
因此，如何在保证其它模块正常工作的同时解决显示模组重启黑屏或异常显示的问题是本领域亟待解决的技术问题之一。
发明内容
本公开的实施例提供一种显示控制电路，包括：开关电路，具有与控制端连接的第一信号输入端、与电源信号端连接的第二信号输入端以及电源信号输出端；以及显示驱动电路，具有与所述控制端连接的第一信号输入端、与所述开关电路的电源信号输出端连接的电源信号输入端以及驱动信号输出端，其中，所述开关电路配置为通过第二信号输入端从电源信号端接收工作电源电压，以及在所 述控制端的控制下通过电源信号输出端向所述显示驱动电路输出所述工作电源电压。
优选地，所述显示控制电路，还包括主电路，所述主电路包括：所述控制端，用于向所述开关电路和所述显示驱动电路提供控制信号，以及所述电源信号端，用于向所述开关电路提供所述工作电源电压。
优选地，所述主电路配置为：在睡眠模式下，通过所述控制端控制所述开关电路断开；在唤醒模式下，通过所述控制端控制所述开关电路接通。
优选地，所述开关电路配置为在接通时，向所述显示驱动电路输出所述工作电源电压，以及在断开时，停止向所述显示驱动电路输出所述工作电源电压。
优选地，所述主电路还配置为通过所述控制端控制所述显示驱动电路复位。
优选地，所述显示控制电路，还包括触控电路，所述触控电路包括：电压信号输入端，与所述电源信号端连接，用于从所述显示驱动电路接收所述工作电源电压。
优选地，所述开关电路包括NMOS晶体管或PMOS晶体管。
根据本公开实施例的另一方面，提供了一种应用于上述显示控制电路的显示控制方法，包括：
在睡眠模式下，控制开关电路断开；并且
在唤醒模式下，控制开关电路接通，以向显示驱动电路提供工作电源电压。
优选地，所述控制开关电路断开包括：将通过控制端提供的控制信号从第一电平切换为第二电平。
优选地，所述控制开关电路接通包括：将所述控制信号从第二电平切换为第一电平。
优选地，当所述控制信号从第二电平切换为第一电平时，还控制所述显示驱动电路复位。
根据本公开实施例的另一方面，提供了一种显示装置，包括显示面板和上述显示控制电路。所述显示驱动电路配置为通过其驱动信号输出端向显示面板提供驱动信号。
附图说明
通过下面结合附图说明本公开的优选实施例，将使本公开的上述及其它目 的、特征和优点更加清楚，在附图中：
图1是根据本公开实施例的显示控制电路的示意框图；
图2是根据本公开实施例的图1中显示控制电路中的开关电路的示例详细电路图；
图3是根据本公开另一实施例的显示控制电路的示意框图；
图4是根据本公开实施例的显示控制方法的流程图；以及
图5示出了根据本公开实施例的显示装置的示意框图。
具体实施方式
为使本公开实施例的目的、技术方案和优点更加清楚明白，以下结合具体实施例，并参照附图，对本公开实施例进一步详细说明，在贯穿附图，相同或相似的附图标记用于表示相同或相似的技术特征。显然，所描述的实施例仅仅是本公开一部分实施例，而不应限制本公开。基于本公开的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本公开保护的范围。
在整个说明书中，对“一个实施例”、“实施例”、“一个示例”或“示例”的提及意味着：结合该实施例或示例描述的特定特征、结构或特性被包含在本公开至少一个实施例中。因此，在整个说明书的各个地方出现的短语“在一个实施例中”、“在实施例中”、“一个示例”或“示例”不一定都指同一实施例或示例。此外，可以以任何适当的组合和/或子组合将特定的特征、结构或特性组合在一个或多个实施例或示例中。此外，本领域普通技术人员应当理解，这里使用的术语“和/或”包括一个或多个相关列出的项目的任何和所有组合。
根据本公开实施例，本公开提出了一种显示控制电路及其显示控制方法和显示装置，能够通过设置开关电路，使得通过开关电路的接通和关断来控制在显示驱动电路在睡眠模式下断开向显示驱动电路供电，在显示驱动电路在唤醒模式下向显示驱动电路供电。具体地，在检测到显示驱动电路处于睡眠模式下时，将控制信号从第一电平(例如，高电平)切换到第二电平(例如，低电平)，使得开关电路断开，从而停止向显示驱动电路供电。在所述显示驱动电路被唤醒时将所述控制信号从第二电平切换到第一电平，使得开关电路接通，从而向显示驱动电路公开。这样避免了由于显示驱动电路在睡眠模式下出现异常状态而引起的显示 装置重启黑屏或不良的异常显示，同时保证与显示控制电路复用电源的其他模块正常工作。
图1示出了根据本公开实施例的显示控制电路100的示意框图。如图1所示，根据本公开实施例的显示控制电路100可以包括开关电路101和显示驱动电路102。
开关电路101具有与控制端CON连接的第一信号输入端，用于接收控制信号Control；与电源信号端IOVCC连接的第二信号输入端，用于接收工作电源电压IOvcc；以及用于输出所述工作电源电压的电源信号输出端。
显示驱动电路102具有与所述控制端CON连接的第一信号输入端，用于接收控制信号Control；与所述开关电路101的电源信号输出端连接的电源信号输入端，用于接收所述工作电源电压IOvcc；以及用于输出驱动信号的驱动信号输出端。
开关电路101配置为在控制端CON的控制下向显示驱动电路102输出其第二信号输入端从电源信号端IOVCC接收的工作电源电压IOvcc。优选地，开关电路101在控制信号Control为第一电平时接通，以便向显示驱动电路102输出工作电源电压IOvcc，并且在控制信号Control为第二电平时断开，以便停止向所述显示驱动电路102输出所述作电源电压IOvcc。在本实施例中，使得通过开关电路的接通和关断来控制在显示驱动电路在睡眠模式下断开向显示驱动电路供电，在显示驱动电路在唤醒模式下向显示驱动电路供电。从而避免了由于显示驱动电路在睡眠模式下出现异常状态而引起的显示装置重启黑屏或不良的异常显示。具体的，第一电平为高电平时，第二电平为低电平；第一电平为低电平时，第二电平为高电平。
图2示出了根据本公开实施例的图1的显示控制电路中的开关电路的示例详细示意图。如图2所示，开关电路可以是具有三个管脚的N沟道MOSFET晶体管(例如，SC-75A或SC-89)。开关电路的第一管脚G与控制端CON连接，以接收控制信号Control。开关电路的第二管脚S与电源信号端IOVCC连接，以接收工作电源电压IOvcc。开关电路的第三管脚D用于输出工作电源电压IOvcc。开关电路在控制信号Control的控制下，输出工作电源电压IOvcc。具体地，当控制信号Control为高电平时，开关电路接通，并通过第三管脚D输出工作电源电压IOvcc。当控制信号Control为低电平时，开关电路断开，停止输出工作电 源电压IOvcc。
以SC-75A为例，该晶体管为NMOSFET晶体管，其最大栅极电压为6V，引脚数目为3，最大功耗0.3W，典型断开延迟时间50ns，典型接通延迟时间50ns，最高工作温度+155摄氏度，最低工作温度-55摄氏度。因此该晶体管能够满足本公开实施例的显示控制电路的性能要求。然而需要说明的是本公开上述实施例中提到的晶体管的类型不限于N型，其也可以是P型晶体管。在具体实施中，这些晶体管的源极和漏极根据晶体管类型以及输入信号的不同，其功能可以互换，在此不做具体区分。在以下实施例中均以开关晶体管为N型晶体管为例进行描述，即，当开关晶体管的栅极电压为高电平时开关晶体管导通，当栅极电压为低电平时开关晶体管断开。本领域技术人员可以理解，可以使用P型晶体管作为开关晶体管，即，当开关晶体管的栅极电压为低电平时开关晶体管导通且栅极电压为高电平时开关晶体管断开，此时对电路结构的相应修改是本领域技术人员显而易见的。
在本实施例中，开关电路起到控制输出给显示控制电路的工作电源电压的接通和关断的作用。通过控制信号的电平的高和低来控制开关电路的接通和断开，从而控制针对其后显示驱动电路的供电和断电。
图3是根据本公开另一实施例的显示控制电路300的示意框图。显示控制电路300包括开关电路301、显示驱动电路302、主电路303以及触控电路304。
开关电路301具有与控制端CON连接的第一信号输入端，用于接收控制信号Control；与电源信号端IOVCC连接的第二信号输入端，用于接收工作电源电压IOvcc；以及用于输出所述工作电源电压IOvcc的电源信号输出端。
显示驱动电路302具有与所述控制端CON连接的第一信号输入端，用于接收控制信号Control；与所述开关电路的电源信号输出端连接的电源信号输入端，用于接收所述工作电源电压IOvcc；以及用于输出驱动信号的驱动信号输出端。
在本公开实施例中，开关电路301配置为在控制端CON的控制下向显示驱动电路302输出其第二信号输入端从电源信号端IOVCC接收的工作电源电压IOvcc。具体地，开关电路301在所述控制信号Control为第一电平时接通，以便向显示驱动电路302输出工作电源电压IOvcc，在所述控制信号Control为第二电平时断开，以便停止向所述显示驱动电路302输出所述工作电源电压IOvcc。
主电路303具有所述控制端CON，用于向开关电路301和显示驱动电路302 提供控制信号Control，以及电源信号端IOVCC，用于向开关电路301提供所述工作电源电压IOvcc。在本实施例中，在显示驱动电路302进入睡眠模式时，有时一些其它因素(如电源转换引起的异常掉电情形)会导致显示驱动电路302进入异常状态，主电路通过控制端CON将控制信号Control从第一电平(例如，高电平)切换为第二电平(例如，低电平)，使得开关电路301断开，从而停止向显示驱动电路302输出工作电源电压IOvcc。这样使得显示驱动电路302可以解除异常状态。在显示驱动电路302被唤醒时，主电路303通过控制端CON将控制信号Control从第二电平切换到第一电平，使得开关电路301接通，以便向显示驱动电路302输出工作电源电压IOvcc。从而主电路303可以通过开关电路301向显示驱动电路302供电。同时当控制信号从第二电平切换为第一电平时，响应于控制信号的这种切换，显示驱动电路302复位。例如，在第一电平为高电平且第二电平为低电平的情况下，控制信号从高电平到低电平切换的下降沿可以触发显示驱动电路302的复位。本领域技术人员可以理解，可以存在多种方式来实现上述复位操作。根据本公开实施例，开关电路301和显示驱动电路302共用主电路303提供的控制信号Control。对于开关电路301而言，控制信号Control相当于使能信号(Enable signal)，用于控制开关电路301的接通/断开。对于显示驱动电路302而言，控制信号Control相当于复位信号(Reset signal)，用于控制显示驱动电路302的复位动作。
触控电路304具有与电源信号端IOVCC连接的电压信号输入端，用于与显示驱动电路302复用所述主电路303的提供的工作电源电压IOvcc。触控电路304可以接收并处理触摸信号。在常规技术中，由于主电路303将工作电源电压IOvcc直接分别提供给显示驱动电路302和触控电路304，以使得触控电路304可以与显示驱动电路302复用工作电源电压IOvcc。因此即使在显示驱动电路302因进入睡眠模式而出现异常状态的情况下，主电路303也不能不提供工作电源电压IOvcc。如果为了使显示驱动电路302解除异常状态，而不提供工作电源电压IOvcc，那么触控电路304就无法正常工作。在本公开实施例中，通过在主电路303与显示驱动电路302之间设置开关电路301，并通过开关电路301的接通和关断来控制在显示驱动电路302处在睡眠模式下时断开向显示驱动电路302供电，在唤醒模式下时向显示驱动电路302供电。从而避免了显示装置重启黑屏或不良的异常显示。同时主电路303在停止向显示驱动电路302供电时仍能够继续 对触控电路304供电，从而使得触控电路304正常工作。
在本实施例中，开关电路301可以是NMOS晶体管或PMOS晶体管。显示驱动电路302可以包括数位电路、移位寄存器和内部升压模块。显示控制电路300可以包括一个或多个所述显示驱动电路。显示驱动电路不限于非晶硅(a-Si)材料，可以是LTPS及其他材料。主电路303可以包括CPU、存储器，用于向各个电路发送指令并处理反馈信号。主电路303的形状不限于矩形，可以是任何形状。
接下来参考图4来描述根据本公开实施例的显示控制方法400的处理流程。如图4所示，根据本公开实施例的显示控制方法400可以包括：
在步骤401，在睡眠模式下，控制开关电路断开。
在步骤402，在唤醒模式下，控制开关电路接通，以向显示驱动电路提供工作电源电压。
具体地，步骤401包括：将控制端提供的控制信号从第一电平切换为第二电平。步骤402包括：将所述控制信号从第二电平切换为第一电平。当所述控制信号从第二电平切换为第一电平时，还控制所述显示驱动电路复位。
应注意，以上方法中各个步骤的序号仅作为该步骤的表示以便描述，而不应被看作表示该各个步骤的执行顺序。除非明确指出，否则该方法不需要完全按照所示顺序来执行。
在本实施例中，在显示装置中的显示驱动电路处于睡眠模式下时，将控制信号从第一电平(例如，高电平)切换为第二电平(例如，低电平)。在睡眠模式下，若因其它因素(如电源转换引起的异常掉电情形)会导致显示驱动电路进入异常状态，此时供给显示驱动电路的工作电压电压可以随控制信号Control被设置为第二电平(例如低电平)而同步被关断。由于开关电路的隔离，主电路提供的工作电源电压可以正常为其它模块(例如，触控电路)供电。显示驱动电路在唤醒模式下时，将控制信号从第二电平切换为第一电平。主电路可以通过开关电路向显示驱动电路提供工作电源电压，因此显示装置可以被正常唤醒且无不良显示发生。
此外，本领域技术人员可以理解，当主电路输出第一电平(例如，高电平)的控制信号时，实现向显示驱动电路以及触控模块(或其他电路)二者的共同供电。
根据本公开另一实施例，还提出了一种显示装置，包括显示面板和上述显示控制电路，如图5所示。显示控制电路中的显示驱动电路配置为通过其驱动信号输出端向显示面板提供驱动信号。
在本实施例中，所述显示面板可以是TFT-LCD面板、OLED面板或LTPS面板。
根据本公开实施例的显示装置可以为：智能电话、平板个人计算机(PC)、移动电话、视频电话、电子书阅读器(e-book阅读器)、台式PC、膝上型PC、上网本计算机、个人数字助手(PDA)、便携式多媒体播放器(PMP)、MP3播放器等任何具有显示功能的产品或部件。
以上的详细描述通过使用方框图、流程图和/或示例，已经阐述了显示控制电路以及显示控制方法的多个实施例。在这种方框图、流程图和/或示例包含一个或多个功能和/或操作的情况下，本领域技术人员应理解，这种方框图、流程图或示例中的每一功能和/或操作可以通过各种硬件、软件、固件或实质上它们的任意组合来单独和/或共同实现。在一个实施例中，本公开的实施例所述主题的若干部分可以通过专用集成电路(ASIC)、现场可编程门阵列(FPGA)、数字信号处理器(DSP)、或其他集成格式来实现。然而，本领域技术人员应认识到，这里所公开的实施例的一些方面在整体上或部分地可以等同地实现在集成电路中，实现为在一台或多台计算机上运行的一个或多个计算机程序(例如，实现为在一台或多台计算机系统上运行的一个或多个程序)，实现为在一个或多个处理器上运行的一个或多个程序(例如，实现为在一个或多个微处理器上运行的一个或多个程序)，实现为固件，或者实质上实现为上述方式的任意组合，并且本领域技术人员根据本公开，将具备设计电路和/或写入软件和/或固件代码的能力。此外，本领域技术人员将认识到，本公开所述主题的机制能够作为多种形式的程序产品进行分发，并且无论实际用来执行分发的信号承载介质的具体类型如何，本公开所述主题的示例性实施例均适用。信号承载介质的示例包括但不限于：可记录型介质，如软盘、硬盘驱动器、紧致盘(CD)、数字通用盘(DVD)、数字磁带、计算机存储器等；以及传输型介质，如数字和/或模拟通信介质(例如，光纤光缆、波导、有线通信链路、无线通信链路等)。
虽然已参照几个典型实施例描述了本公开，但应当理解，所用的术语是说明和示例性、而非限制性的术语。由于本公开能够以多种形式具体实施而不脱离公 开的精神或实质，所以应当理解，上述实施例不限于任何前述的细节，而应在随附权利要求所限定的精神和范围内广泛地解释，因此落入权利要求或其等效范围内的全部变化和改型都应为随附权利要求所涵盖。

Claims (12)

  1. 一种显示控制电路，包括：
    开关电路，具有与控制端连接的第一信号输入端、与电源信号端连接的第二信号输入端以及电源信号输出端；以及
    显示驱动电路，具有与所述控制端连接的第一信号输入端、与所述开关电路的电源信号输出端连接的电源信号输入端以及驱动信号输出端，
    其中，所述开关电路配置为通过第二信号输入端从电源信号端接收工作电源电压，以及在所述控制端的控制下通过电源信号输出端向所述显示驱动电路输出所述工作电源电压。
  2. 根据权利要求1所述的显示控制电路，还包括主电路，所述主电路包括：
    所述控制端，用于向所述开关电路和所述显示驱动电路提供控制信号；以及
    所述电源信号端，用于提供所述工作电源电压。
  3. 根据权利要求2所述的显示控制电路，其中，所述主电路配置为：
    在睡眠模式下，通过所述控制端控制所述开关电路断开，以及
    在唤醒模式下，通过所述控制端控制所述开关电路接通。
  4. 根据权利要求3所述的显示控制电路，其中，所述开关电路配置为：
    在接通时，向所述显示驱动电路输出所述工作电源电压，以及
    在断开时，停止向所述显示驱动电路输出所述工作电源电压。
  5. 根据权利要求2所述的显示控制电路，其中，所述主电路还配置为通过所述控制端控制所述显示驱动电路复位。
  6. 根据权利要求2所述的显示控制电路，还包括触控电路，所述触控电路包括：
    电压信号输入端，与所述电源信号端连接，用于从所述显示驱动电路接收所述工作电源电压。
  7. 根据权利要求1所述的显示控制电路，其中，所述开关电路包括NMOS晶体管或PMOS晶体管。
  8. 一种应用于权利要求1-7中任一项所述的显示控制电路的显示控制方法，包括：
    在睡眠模式下，控制开关电路断开；并且
    在唤醒模式下，控制开关电路接通，以向显示驱动电路提供工作电源电压。
  9. 根据权利要求8所述的显示控制方法，其中，所述控制开关电路断开包括：将通过控制端提供的控制信号从第一电平切换为第二电平。
  10. 根据权利要求9所述的显示控制方法，其中，所述控制开关电路接通包括：将所述控制信号从第二电平切换为第一电平。
  11. 根据权利要求10所述的显示控制方法，其中，当所述控制信号从第二电平切换为第一电平时，所述显示驱动电路复位。
  12. 一种显示装置，包括显示面板和根据权利要求1-7中任一项所述的显示控制电路，其中，所述显示驱动电路配置为通过其驱动信号输出端向显示面板提供驱动信号。
PCT/CN2017/076441 2016-09-27 2017-03-13 显示控制电路及其显示控制方法以及显示装置 WO2018058902A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/568,310 US10657923B2 (en) 2016-09-27 2017-03-13 Display control circuit, display control method thereof, and display apparatus

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610857025.2 2016-09-27
CN201610857025.2A CN106383611B (zh) 2016-09-27 2016-09-27 显示控制电路及其显示控制方法、和显示装置

Publications (1)

Publication Number Publication Date
WO2018058902A1 true WO2018058902A1 (zh) 2018-04-05

Family

ID=57936819

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/076441 WO2018058902A1 (zh) 2016-09-27 2017-03-13 显示控制电路及其显示控制方法以及显示装置

Country Status (3)

Country Link
US (1) US10657923B2 (zh)
CN (1) CN106383611B (zh)
WO (1) WO2018058902A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220157214A1 (en) * 2020-11-18 2022-05-19 Beijing Boe Optoelectronics Technology Co., Ltd. Display device, driving method thereof, and display system

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106383611B (zh) 2016-09-27 2019-03-12 京东方科技集团股份有限公司 显示控制电路及其显示控制方法、和显示装置
CN106933369B (zh) * 2017-03-30 2023-07-21 北京集创北方科技股份有限公司 一种触摸显示控制装置和触摸显示控制方法
CN107564457B (zh) * 2017-10-25 2020-10-16 上海中航光电子有限公司 一种显示面板及显示装置
CN109192152B (zh) * 2018-08-29 2021-01-01 努比亚技术有限公司 一种lcd控制电路及终端
CN109147678A (zh) * 2018-09-14 2019-01-04 联想(北京)有限公司 控制方法和电子设备
US10754410B2 (en) * 2018-11-09 2020-08-25 Monolithic Power Systems, Inc. System and method for standby mode operation of power management system
CN111583868A (zh) * 2019-02-18 2020-08-25 华为技术有限公司 一种基于显示驱动电路的终端设备
CN112130701B (zh) * 2020-10-22 2024-03-08 北京京东方光电科技有限公司 显示触摸装置和供电控制方法
CN112948297B (zh) * 2021-02-02 2023-03-10 深圳市江元科技(集团)有限公司 屏幕控制方法、装置、双屏终端设备和存储介质

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1766977A (zh) * 2005-10-10 2006-05-03 深圳创维－Rgb电子有限公司 待机时电视机液晶显示器时序控制方法
CN101581863A (zh) * 2008-05-14 2009-11-18 统宝光电股份有限公司 有源矩阵式显示装置及其便携式电子产品
CN102650904A (zh) * 2011-02-24 2012-08-29 元太科技工业股份有限公司 低功耗电路以及降低功率消耗的方法
CN102999216A (zh) * 2012-11-21 2013-03-27 汕头超声显示器（二厂）有限公司 一种低功耗触控显示模块、具有该模块的触控电子装置及其软件系统
US20150271753A1 (en) * 2014-03-20 2015-09-24 Casio Computer Co., Ltd. Electronic device system, terminal device, electronic device system control method, and control program
CN106383611A (zh) * 2016-09-27 2017-02-08 京东方科技集团股份有限公司 显示控制电路及其显示控制方法、和显示装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1805574A2 (en) * 2004-10-20 2007-07-11 Koninklijke Philips Electronics N.V. Power control circuit with low power consumption
US7536568B2 (en) * 2005-12-01 2009-05-19 Covidien Ag Ultra low power wake-up circuit
KR101261610B1 (ko) * 2006-02-24 2013-05-06 삼성디스플레이 주식회사 표시 장치 및 접촉 판단부의 제어 방법
KR100795797B1 (ko) * 2006-05-16 2008-01-21 삼성에스디아이 주식회사 유기발광 표시장치 및 유기발광 표시장치의 전원공급부
CN101441860B (zh) 2008-12-22 2010-11-10 三一重工股份有限公司 一种lcd电源启动的控制装置
EA027912B1 (ru) * 2013-06-13 2017-09-29 Кооперати Авебе Ю.А. Водные адгезивные композиции на основе крахмала и их применение
KR20160043477A (ko) * 2014-10-13 2016-04-21 삼성전자주식회사 디스플레이 장치, 복수의 디스플레이 장치를 포함하는 디스플레이 시스템 및 디스플레이 시스템의 제어 방법

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1766977A (zh) * 2005-10-10 2006-05-03 深圳创维－Rgb电子有限公司 待机时电视机液晶显示器时序控制方法
CN101581863A (zh) * 2008-05-14 2009-11-18 统宝光电股份有限公司 有源矩阵式显示装置及其便携式电子产品
CN102650904A (zh) * 2011-02-24 2012-08-29 元太科技工业股份有限公司 低功耗电路以及降低功率消耗的方法
CN102999216A (zh) * 2012-11-21 2013-03-27 汕头超声显示器（二厂）有限公司 一种低功耗触控显示模块、具有该模块的触控电子装置及其软件系统
US20150271753A1 (en) * 2014-03-20 2015-09-24 Casio Computer Co., Ltd. Electronic device system, terminal device, electronic device system control method, and control program
CN106383611A (zh) * 2016-09-27 2017-02-08 京东方科技集团股份有限公司 显示控制电路及其显示控制方法、和显示装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220157214A1 (en) * 2020-11-18 2022-05-19 Beijing Boe Optoelectronics Technology Co., Ltd. Display device, driving method thereof, and display system
US11587486B2 (en) * 2020-11-18 2023-02-21 Beijing Boe Optoelectronics Technology Co., Ltd. Display device, driving method thereof, and display system

Also Published As

Publication number Publication date
CN106383611B (zh) 2019-03-12
US20180301109A1 (en) 2018-10-18
US10657923B2 (en) 2020-05-19
CN106383611A (zh) 2017-02-08

Similar Documents

Publication Publication Date Title
WO2018058902A1 (zh) 显示控制电路及其显示控制方法以及显示装置
JP4820571B2 (ja) 半導体装置
EP2239647B1 (en) Motherboard with electronic device for reducing power consumption during sleep mode of computer motherboard
US7639056B2 (en) Ultra low area overhead retention flip-flop for power-down applications
US7904838B2 (en) Circuits with transient isolation operable in a low power state
US20190034106A1 (en) Power down mode for universal flash storage (ufs)
US20110197084A1 (en) Power saving system and method employed in computer
US7408816B2 (en) Memory voltage generating circuit
US20090160545A1 (en) Dual voltage switching circuit
US20100306563A1 (en) Computer system for saving power consumption of a stand-by/power-off state and method thereof
JP2008098774A (ja) 半導体集積回路装置
US8729936B2 (en) Power switch module, voltage generating circuit and power control method for electronic device
US8429432B2 (en) Stand-by power system for information handling systems
US8850175B2 (en) Computer apparatus and resetting method for real time clock thereof
TW201328096A (zh) 電源保護電路
US7359995B2 (en) Peripheral device connection current compensation circuit
US11662800B2 (en) Electronic device with power-off partition and partition-based power-off method therefor
TWI783163B (zh) 電源調控裝置、電腦系統及其相關電源調控方法
TWI439932B (zh) 包含深度休眠模式之系統晶片及其方法
WO2018045770A1 (zh) 控制电路、控制方法和电子设备
US6829128B2 (en) Thermal trip power control circuit
JP5145436B2 (ja) 半導体装置
TWI519938B (zh) 電源供應系統
US8880863B2 (en) Reset and reboot circuit
TWI494744B (zh) 電源控制系統及其方法

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 15568310

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17854362

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 100719)

122 Ep: pct application non-entry in european phase

Ref document number: 17854362

Country of ref document: EP

Kind code of ref document: A1