WO2018028017A1 - 液晶显示面板及液晶显示装置 - Google Patents

液晶显示面板及液晶显示装置 Download PDF

Info

Publication number
WO2018028017A1
WO2018028017A1 PCT/CN2016/098810 CN2016098810W WO2018028017A1 WO 2018028017 A1 WO2018028017 A1 WO 2018028017A1 CN 2016098810 W CN2016098810 W CN 2016098810W WO 2018028017 A1 WO2018028017 A1 WO 2018028017A1
Authority
WO
WIPO (PCT)
Prior art keywords
goa
signal
crystal display
liquid crystal
goa unit
Prior art date
Application number
PCT/CN2016/098810
Other languages
English (en)
French (fr)
Inventor
黄俊宏
邢振周
Original Assignee
武汉华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 武汉华星光电技术有限公司 filed Critical 武汉华星光电技术有限公司
Priority to US15/317,402 priority Critical patent/US10114261B2/en
Publication of WO2018028017A1 publication Critical patent/WO2018028017A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/13306—Circuit arrangements or driving methods for the control of single liquid crystal cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134345—Subdivided pixels, e.g. for grey scale or redundancy
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264—Details of driving circuits
    • G09G2310/0291—Details of output amplifiers or buffers arranged for use in a driving circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes

Definitions

  • the present invention relates to the field of flat display, and in particular to a liquid crystal display panel and a liquid crystal display device.
  • the liquid crystal display panel generally includes a plurality of data lines and a plurality of gate lines distributed in a matrix.
  • the liquid crystal display panel further includes a data driving chip, and the data driving chip is generally disposed adjacent to one side of the liquid crystal display panel for providing data signals for the plurality of data lines. Since the data line has a resistance, when the data signal is transmitted on the data line, the data signal has a transmission delay distortion on the data line. Generally, when the data signal is transmitted on the data line, the degree of transmission delay distortion of the data signal adjacent to the data driving chip is smaller, and the data is farther away from the data driving chip. The greater the distortion of the transmission delay of the signal. Therefore, when the liquid crystal display panel performs display of an image or a video, the uniformity of the liquid crystal display panel when displaying a screen or a video is poor.
  • the present invention provides a liquid crystal display panel including a plurality of data lines and a plurality of gate lines, the plurality of data lines extending along a first direction and spaced apart along a second direction, the plurality of The gate lines extend along the second direction and are spaced apart along the first direction, and the liquid crystal display panel includes a first side, a second side, and a third side, the first side and the The second side is oppositely disposed, and the direction of the first side to the second side forms the first direction, and the third side is respectively opposite to the first side and the second side Intersecting, the liquid crystal display panel further includes a data driving chip and at least one GOA circuit, the data driving chip is disposed adjacent to the first side, and provides data signals for the plurality of data lines, wherein one of the GOA circuits Adjacent to the third side, the GOA circuit includes a plurality of GOA units, each GOA unit includes a signal buffer, and the signal is slow The buffer is configured to buffer the received gate driving signal, and provide the buffered gate
  • the size of the signal buffer in each GOA unit when the size of the signal buffer in each GOA unit gradually increases from the first side to the second side, the size of the signal buffer in each GOA unit is from the first side Linearly increasing toward the second side.
  • each N adjacent GOA units constitute one GOA unit group, and different GOA unit groups contain different GOA units; for the same GOA unit group, the signal buffers in each GOA unit are equal in size; For the GOA unit group, the size of the signal buffer in the GOA unit in the different GOA unit group linearly increases from the GOA unit group adjacent to the first side to the GOA unit group away from the first side, Where N is a positive integer.
  • the signal buffer comprises a three-stage inverse buffer.
  • the size of the signal buffer includes an area of the signal buffer.
  • the number of signal buffers in each GOA unit when the number of signal buffers in each GOA unit gradually increases from the first side to the second side, the number of signal buffers in each GOA unit is from the first side The second side increases linearly.
  • each adjacent one is defined
  • the GOA units corresponding to the N gate lines constitute one GOA unit group, and the GOA units of different GOA unit groups correspond to different gate lines; for the same GOA unit group, the signal buffer in each GOA unit The number is the same; for different groups of GOA units, the number of signal buffers in the GOA units in different GOA unit groups is from the GOA unit group adjacent to the first side to the GOA away from the first side
  • the unit group increases linearly, where N is a positive integer.
  • liquid crystal display panel comprises two GOA circuits, wherein one GOA circuit is disposed adjacent to the third side, and another GOA circuit is disposed adjacent to the opposite fourth side of the third side, wherein the The four sides intersect the first side and the second side, respectively.
  • the liquid crystal display panel further includes a Gamma voltage driving circuit, and the Gamma voltage driving circuit includes a line buffer, a boosting unit, a Gamma voltage output unit, a digital-to-analog converter, and a buffer unit, and the line buffer is configured to receive RGB.
  • the Gamma voltage driving circuit includes a line buffer, a boosting unit, a Gamma voltage output unit, a digital-to-analog converter, and a buffer unit, and the line buffer is configured to receive RGB.
  • the RGB sub-pixel serial gray-scale signal is a serial signal
  • the RGB sub-pixel The parallel gray scale signal is a parallel signal
  • the boosting unit is configured to boost a voltage of the RGB sub-pixel parallel gray scale signal to a preset voltage value
  • the Gamma voltage output unit is configured to generate a simulated Gamma voltage
  • the simulation is performed
  • Gamma voltage is output to the digital-to-analog converter for converting an analog Gamma voltage into a digital Gamma voltage according to a voltage boosted RGB sub-pixel parallel gray-scale signal
  • the buffer unit for using the digital The Gamma signal is buffered and output to the corresponding pixel electrode in the liquid crystal display panel.
  • the liquid crystal display panel of the present invention gradually increases from the first side to the second side by setting a size of a signal buffer in each GOA unit, or the number of signal buffers in each GOA unit is from the above
  • the technique of gradually increasing the first side to the second side reduces the delay of the data signal transmitted adjacent to the second side compared to the data signal adjacent to the first side Technical defects, thereby improving the uniformity of the picture when the liquid crystal display panel displays an image or a video.
  • the present invention also provides a liquid crystal display device comprising the liquid crystal display panel according to any of the above embodiments.
  • FIG. 1 is a schematic structural view of a first preferred embodiment of a liquid crystal display panel of the present invention.
  • FIG. 2 is a schematic structural view of a second preferred embodiment of a liquid crystal display panel of the present invention.
  • FIG. 3 is a schematic structural view of a third preferred embodiment of a liquid crystal display panel of the present invention.
  • FIG. 4 is a schematic structural view of a fourth preferred embodiment of a liquid crystal display panel of the present invention.
  • FIG. 5 is a schematic structural diagram of a signal buffer in a liquid crystal display panel of the present invention.
  • FIG. 6 is a schematic structural view of a fifth preferred embodiment of a liquid crystal display panel of the present invention.
  • FIG. 7 is a waveform diagram of a data signal transmitted on a data line of the present invention adjacent to a first side and adjacent to a second side.
  • FIG. 8 is a circuit block diagram of a Gamma voltage driving circuit in a liquid crystal display panel of the present invention.
  • FIG. 9 is a schematic structural view of a liquid crystal display device according to a preferred embodiment of the present invention.
  • FIG. 1 is a schematic structural view of a first preferred embodiment of a liquid crystal display panel according to the present invention
  • FIG. 2 is a schematic structural view of a second preferred embodiment of the liquid crystal display panel of the present invention.
  • the liquid crystal display panel 10 includes a plurality of data lines 100 and a plurality of gate lines 200.
  • the plurality of data lines 100 extend along the first direction D1 and are spaced apart along the second direction D2.
  • the plurality of gate lines 200 extend along the second direction D2 and are spaced apart along the first direction D1.
  • the liquid crystal display panel 10 includes a first side 10a, a second side 10b, and a third side 10c.
  • the first side 10a is disposed opposite to the second side 10b, and the direction of the first side 10a to the second side 10b forms the first direction D1.
  • the third side 10c intersects the first side 10a and the second side 10b, respectively.
  • the liquid crystal display panel 10 further includes a data driving chip 300 and at least one GOA circuit 400.
  • the data driving chip 300 is disposed adjacent to the first side 10a and provides a data signal for the plurality of data lines 100.
  • One of the GOA circuits 400 is disposed adjacent to the third side 10c.
  • the GOA circuit 400 includes a plurality of GOA (Gate On Array) units 410, each of which includes a signal buffer 411.
  • GOA Gate On Array
  • the signal buffer 411 is configured to buffer the received gate driving signal and provide the buffered gate driving signal to the corresponding gate line 200.
  • the size of the signal buffer 411 in each GOA unit 410 gradually increases from the first side 10a to the second side 10b, or the number of signal buffers 411 in each GOA unit 410 from the first The side edges 10a gradually increase toward the second side edges 10b.
  • each GOA unit 410 has a signal buffer 411
  • the edge 10b increases linearly.
  • each GOA unit 410 when the number of signal buffers 411 in each GOA unit 410 gradually increases from the first side 10a to the second side 10b, each GOA unit 410 The number of signal buffers 411 in the line increases linearly from the first side 10a to the second side 10b.
  • each N adjacent GOA units 410 are defined to form one GOA unit group 410a, and different GOA unit groups 410a contain different GOA units 410.
  • the signal buffers 411 in each GOA unit 410 are equal in size.
  • the size of the signal buffer 411 in the GOA unit 410 in the different GOA unit group 410a is away from the GOA unit group 410a adjacent to the first side 10a away from the first side
  • the GOA unit group 410a of 10a increases linearly, where N is a positive integer. In Fig. 3, N is 2. It can be understood that in other embodiments, N can also take other positive integers.
  • FIG. 4 is a schematic structural view of a fourth preferred embodiment of the liquid crystal display panel of the present invention.
  • the GOA unit 410 corresponding to each adjacent N gate lines 200 is defined to constitute one GOA unit group 410a, and the GOA units 410 of different GOA unit groups 410a correspond to different gate lines 200.
  • the number of signal buffers 411 in each GOA unit 410 is the same.
  • N is a positive integer.
  • N is 2. It can be understood that in other embodiments, N can also take other positive integers.
  • FIG. 5 is a schematic structural diagram of a signal buffer in a liquid crystal display panel of the present invention.
  • the signal buffer 411 includes a three-stage inverse buffer.
  • the size of the signal buffer 411 described in the various previous embodiments includes the area of the signal buffer 411.
  • FIG. 6 is a schematic structural view of a fifth preferred embodiment of the liquid crystal display panel of the present invention.
  • the liquid crystal display panel 10 includes two GOA circuits 400.
  • One of the GOA circuits 400 is disposed adjacent to the third side 10c, and the other GOA circuit 400 is disposed adjacent to the opposite fourth side 10d of the third side 10c.
  • the fourth side 10d intersects the first side 10a and the second side 10b, respectively.
  • Each of the GOA circuits 400 in the present embodiment may adopt the structure of the GOA circuit 400 in any of the foregoing embodiments, and details are not described herein again.
  • FIG. 7 is a schematic diagram of waveforms of data signals transmitted on the data line of the present invention adjacent to the first side and adjacent to the second side.
  • FIG. 7 is a schematic diagram showing the waveform of a data signal transmitted on a data line in any one of the embodiments of the liquid crystal display panel 10 described above adjacent to the first side 10a and adjacent to the second side 10b.
  • wave_a represents a waveform diagram of the data signal transmitted on the data line 100 adjacent to the first side 10a
  • wave_b represents a waveform diagram of the data signal transmitted on the data line 100 adjacent to the second side 10b. It can be seen that the data signals transmitted on the data line 100 are substantially identical in waveforms adjacent to the first side 10a and adjacent to the second side 10b.
  • the liquid crystal display panel 10 of the present invention gradually increases from the first side 10a to the second side 10b by setting the size of the signal buffer 411 in each GOA unit 410, or in each GOA unit 410.
  • the technical means for gradually increasing the number of signal buffers 411 from the first side 10a to the second side 10b reduces the data signal adjacent to the second side 10b compared to the adjacent
  • the data signal of the first side 10a transmits a technical defect of delay distortion, thereby improving the uniformity of the picture when the liquid crystal display panel 10 displays an image or a video.
  • FIG. 8 is a circuit block diagram of a Gamma voltage driving circuit in the liquid crystal display panel of the present invention.
  • the liquid crystal display panel 10 further includes a Gamma voltage driving circuit 500.
  • the gamma voltage driving circuit 500 includes a line buffer 510, a level shifter 520, a gamma voltage output unit 530, a digital to analog converter 540, and a buffer unit 550.
  • the line buffer 510 is configured to receive an RGB sub-pixel serial gray-scale signal, and convert the RGB sub-pixel gray-scale signal into an RGB sub-pixel parallel gray-scale signal, where the RGB sub-pixel serial gray-scale signal String The row signal, the RGB sub-pixel parallel gray-scale signal is a parallel signal.
  • the boosting unit 520 is configured to boost the voltage of the RGB sub-pixel parallel gray-scale signal to a preset voltage value.
  • the Gamma voltage output unit 530 is configured to generate an analog Gamma voltage and output the analog Gamma voltage to the digital to analog converter 540.
  • the digital to analog converter 540 is configured to convert the analog Gamma voltage into a digital Gamma voltage according to the voltage boosted RGB subpixel parallel gray scale signal. Typically, the analog Gamma voltage is generated by a Gamma generator.
  • the buffer unit 550 is configured to buffer the digital gamma signal and output it to a corresponding pixel electrode in the liquid crystal display panel 10.
  • FIG. 9 is a schematic structural diagram of a liquid crystal display device according to a preferred embodiment of the present invention.
  • the liquid crystal display device 1 may be, but not limited to, a mobile phone, a tablet computer, a notebook computer, a palmtop computer, a mobile internet device (MID), a wearable device, and the like.
  • the liquid crystal display panel 10 according to any of the above embodiments of the liquid crystal display device 1 will not be described herein.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Geometry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

一种液晶显示面板(10)及液晶显示装置。液晶显示面板(10)包括呈行列分布的多个数据线(100)及多个栅极线(200)，液晶显示面板(10)包括相对设置的第一侧边(10a)、第二侧边(10b)及分别与第一侧边(10a)、第二侧边(10b)相交的第三侧边(10c)，及数据驱动芯片(300)及至少一个GOA电路(400)，数据驱动芯片(300)邻近第一侧边(10a)设置，并为多个数据线(100)提供数据信号，其中一个GOA电路(400)邻近第三侧边(10c)设置，GOA电路(400)包括多个GOA单元(410)，每个GOA单元(410)包括信号缓冲器(411)，信号缓冲器(411)缓冲接收到的栅极驱动信号，并将缓冲后的栅极驱动信号提供给相应的栅极线(200)，每个GOA单元(410)中信号缓冲器(411)的尺寸自第一侧边(10a)向第二侧边(10b)逐渐增大，或者每个GOA单元(410)中信号缓冲器(411)的数目自第一侧边(10a)向第二侧边(10b)逐渐增多。

Description

液晶显示面板及液晶显示装置
本发明要求2016年8月10日递交的发明名称为“液晶显示面板及液晶显示装置”的申请号201610649289.9的在先申请优先权，上述在先申请的内容以引入的方式并入本文本中。
技术领域
本发明涉及平面显示领域，尤其涉及一种液晶显示面板及液晶显示装置。
背景技术
液晶显示面板上通常包括呈行列分布的多个数据线和多个栅极线。液晶显示面板还包括数据驱动芯片，数据驱动芯片通常邻近液晶显示面板的一个边设置，用于为所述多个数据线提供数据信号。由于数据线具有电阻，因此，数据信号在所述数据线上进行传输时，数据信号在数据线上的会有传输延时失真。通常来说，当所述数据信号在所述数据线上传输时，越临近所述数据驱动芯片处所述数据信号的传输延时失真程度越小，越远离所述数据驱动芯片处所述数据信号的传输延时失真程度越大。因此，当所述液晶显示面板进行显示图像或者视频时，导致液晶显示面板显示画面或者视频时的均一性较差。
发明内容
本发明提供一种液晶显示面板，所述液晶显示面板包括多个数据线及多个栅极线，所述多个数据线沿第一方向延伸且沿第二方向间隔排布，所述多个栅极线沿所述第二方向延伸且沿所述第一方向间隔排布，所述液晶显示面板包括第一侧边、第二侧边及第三侧边，所述第一侧边与所述第二侧边相对设置，且所述第一侧边至第二侧边的方向形成所述第一方向，所述第三侧边分别与所述第一侧边及所述第二侧边相交，所述液晶显示面板还包括数据驱动芯片及至少一个GOA电路，所述数据驱动芯片邻近所述第一侧边设置，并为所述多个数据线提供数据信号，其中一个所述GOA电路邻近所述第三侧边设置，所述GOA电路包括多个GOA单元，每个GOA单元包括信号缓冲器，所述信号缓 冲器用于缓冲接收到的栅极驱动信号，并将缓冲后的栅极驱动信号提供给相应的栅极线，每个GOA单元中信号缓冲器的尺寸自所述第一侧边向所述第二侧边逐渐增大，或者每个GOA单元中信号缓冲器的数目自所述第一侧边向所述第二侧边逐渐增多。
其中，当每个GOA单元中信号缓冲器的尺寸自所述第一侧边向所述第二侧边逐渐增大时，每个GOA单元中的信号缓冲器的尺寸自所述第一侧边向所述第二侧边线性增大。
其中，当每个GOA单元中信号缓冲器的尺寸自所述第一侧边向所述第二侧边逐渐增大时，自所述第一侧边开始的第一个GOA单元开始，定义每N个相邻的GOA单元组成一个GOA单元组，且不同的GOA单元组包含不同的GOA单元；对于同一个GOA单元组而言，每个GOA单元中的信号缓冲器的尺寸相等；对于不同的GOA单元组而言，不同的GOA单元组中的GOA单元中的信号缓冲器的尺寸自邻近所述第一侧边的GOA单元组向远离所述第一侧边的GOA单元组线性增大，其中，N为正整数。
其中，所述信号缓冲器包括三级反向缓冲器。
其中，所述信号缓冲器的尺寸包括所述信号缓冲器的面积。
其中，当每个GOA单元中信号缓冲器的数目自所述第一侧边向所述第二侧边逐渐增多时，每个GOA单元中的信号缓冲器的数目自所述第一侧边向所述第二侧边线性增加。
其中，当每个GOA单元中信号缓冲器的数目自所述第一侧边向所述第二侧边逐渐增多时，自邻近所述第一侧边的栅极线开始，定义每相邻的N个栅极线对应的GOA单元组成一个GOA单元组，且不同的GOA单元组的GOA单元对应不同的栅极线；对于同一个GOA单元组而言，每个GOA单元中的信号缓冲器的数目相同；对于不同的GOA单元组而言，不同的GOA单元组中的GOA单元中的信号缓冲器的数目自邻近所述第一侧边的GOA单元组向远离所述第一侧边的GOA单元组线性增多，其中，N为正整数。
其中，所述液晶显示面板包括两个GOA电路，其中一个GOA电路邻近所述第三侧边设置，另外一个GOA电路邻近所述第三侧边相对的第四侧边设置，其中，所述第四侧边分别与所述第一侧边及所述第二侧边相交。
其中，所述液晶显示面板还包括Gamma电压驱动电路，所述Gamma电压驱动电路包括线缓冲器、升压单元、Gamma电压输出单元、数模转换器及缓冲单元，所述线缓冲器用于接收RGB子像素串行灰阶信号，并将所述RGB子像素灰阶信号转换为RGB子像素并行灰阶信号，其中，所述RGB子像素串行灰阶信号为串行信号，所述RGB子像素并行灰阶信号为并行信号，所述升压单元用于将RGB子像素并行灰阶信号的电压提升到预设电压值，所述Gamma电压输出单元用于产生模拟Gamma电压，并将所述模拟Gamma电压输出至所述数模转换器，所述数模转换器用于根据电压提升后的RGB子像素并行灰阶信号将模拟Gamma电压转换为数字Gamma电压，所述缓冲单元用于将所述数字Gamma信号缓冲之后输出至所述液晶显示面板中的相应像素电极。
本发明的液晶显示面板通过设置每个GOA单元中信号缓冲器的尺寸自所述第一侧边向所述第二侧边逐渐增大，或者每个GOA单元中信号缓冲器的数目自所述第一侧边向所述第二侧边逐渐增多的技术手段，减小了在邻近所述第二侧边处的数据信号相较于邻近所述第一侧边的数据信号传输延时失真的技术缺陷，从而提高了所述液晶显示面板显示图像或者视频时画面的均一性。
本发明还提供了一种液晶显示装置，所述液晶显示装置包括前述任意一实施方式所述的液晶显示面板。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案，下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为本发明液晶显示面板第一较佳实施方式的结构示意图。
图2为本发明液晶显示面板第二较佳实施方式的结构示意图。
图3为本发明液晶显示面板第三较佳实施方式的结构示意图。
图4为本发明液晶显示面板第四较佳实施方式的结构示意图。
图5为本发明液晶显示面板中的信号缓冲器的结构示意图。
图6为本发明液晶显示面板第五较佳实施方式的结构示意图。
图7本发明数据线上传输的数据信号在邻近第一侧边及邻近第二侧边的波形示意图。
图8为本发明液晶显示面板中的Gamma电压驱动电路的电路框图。
图9为本发明一较佳实施方式中的液晶显示装置的结构示意图。
具体实施方式
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。
请参阅图1和图2，图1为本发明液晶显示面板第一较佳实施方式的结构示意图；图2为本发明液晶显示面板第二较佳实施方式的结构示意图。所述液晶显示面板10包括多个数据线100和多个栅极线200。所述多个数据线100沿第一方向D1延伸且沿第二方向D2间隔排布。所述多个栅极线200沿所述第二方向D2延伸且沿所述第一方向D1间隔排布。所述液晶显示面板10包括第一侧边10a、第二侧边10b及第三侧边10c。所述第一侧边10a与所述第二侧边10b相对设置，且所述第一侧边10a至所述第二侧边10b的方向形成所述第一方向D1。所述第三侧边10c分别与所述第一侧边10a及所述第二侧边10b相交。所述液晶显示面板10还包括数据驱动芯片300和至少一个GOA电路400。所述数据驱动芯片300邻近所述第一侧边10a设置，并为所述多个数据线100提供数据信号。其中一个所述GOA电路400邻近所述第三侧边10c设置。所述GOA电路400包括多个GOA(Gate On Array)单元410，每个GOA单元410包括信号缓冲器411。所述信号缓冲器411用于缓冲接收到的栅极驱动信号，并将缓冲后的栅极驱动信号提供给相应的栅极线200。每个GOA单元410中信号缓冲器411的尺寸自所述第一侧边10a向所述第二侧边10b逐渐增大，或者每个GOA单元410中信号缓冲器411的数目自所述第一侧边10a向所述第二侧边10b逐渐增多。
在一实施方式中，如图1所示，当每个GOA单元410中信号缓冲器411 的尺寸自所述第一侧边10a向所述第二侧边10b逐渐增大时，每个GOA单元410中的信号缓冲器411的尺寸自所述第一侧边10a向所述第二侧边10b线性增大。
在一实施方式中，如图2所示，当每个GOA单元410中信号缓冲器411的数目自所述第一侧边10a向所述第二侧边10b逐渐增多时，每个GOA单元410中的信号缓冲器411的数目自所述第一侧边10a向所述第二侧边10b线性增加。
在一实施方式中，如图3所示，当每个GOA单元410中信号缓冲器411的尺寸自所述第一侧边10a向所述第二侧边10b逐渐增大时，自所述第一侧边10a开始的第一个GOA单元410开始，定义每N个相邻的GOA单元410组成一个GOA单元组410a，且不同的GOA单元组410a包含不同的GOA单元410。对于同一个GOA单元组410a而言，每个GOA单元410中的信号缓冲器411的尺寸相等。对于不同的GOA单元组410a而言，不同的GOA单元组410a中的GOA单元410中的信号缓冲411的尺寸自邻近所述第一侧边10a的GOA单元组410a向远离所述第一侧边10a的GOA单元组410a线性增大，其中，N为正整数。在图3中，N为2。可以理解地，在其他实施方式中，N也可以取其他正整数。
请参阅图4，图4为本发明液晶显示面板第四较佳实施方式的结构示意图。当每个GOA单元410中的信号缓冲器411的数目自所述第一侧边10a向所述第二侧边10b逐渐增多时，自邻近所述第一侧边10a的栅极线200开始，定义每相邻的N个栅极线200对应的GOA单元410组成一个GOA单元组410a，且不同的GOA单元组410a的GOA单元410对应不同的栅极线200。对于同一个GOA单元组410a而言，每个GOA单元410中的信号缓冲器411的数目相同。对于不同的GOA单元组410a而言，不同的GOA单元组410a中的GOA单元410中的信号缓冲器411的数目自邻近所述第一侧边10a的GOA单元组410a向远离所述第一侧边10a的GOA单元组410a线性增大。其中，N为正整数。在图4中，N为2。可以理解地，在其他实施方式中，N也可以取其他正整数。
请参阅图5，图5为本发明液晶显示面板中的信号缓冲器的结构示意图。 在本实施方式中，所述信号缓冲器411包括三级反向缓冲器。
可以理解地，前面各个实施方式所述的信号缓冲器411的尺寸包括所述信号缓冲器411的面积。
请参阅图6，图6为本发明液晶显示面板第五较佳实施方式的结构示意图。在本实施方式中，所述液晶显示面板10包括两个GOA电路400。其中一个GOA电路400邻近所述第三侧边10c设置，另一个GOA电路400邻近所述第三侧边10c相对的第四侧边10d设置。其中，所述第四侧边10d分别与所述第一侧边10a及所述第二侧边10b相交。在本实施方式中的每个GOA电路400可以采用前述各个实施方式中任意一实施方式中的GOA电路400的结构，在此不再赘述。
请参阅图7，图7本发明数据线上传输的数据信号在邻近第一侧边及邻近第二侧边的波形示意图。图7为上述介绍的液晶显示面板10的任意一实施方式中的数据线上传输的数据信号在邻近所述第一侧边10a及邻近所述第二侧边10b的波形示意图。其中，wave_a表示数据线100上传输的数据信号在邻近所述第一侧边10a的波形示意图，wave_b表示在数据线100上传输的数据信号在邻近所述第二侧边10b的波形示意图由该图可见，在数据线100上传输的数据信号在邻近所述第一侧边10a及邻近所述第二侧边10b的波形基本一致。因此，本发明的液晶显示面板10通过设置每个GOA单元410中信号缓冲器411的尺寸自所述第一侧边10a向所述第二侧边10b逐渐增大，或者每个GOA单元410中信号缓冲器411的数目自所述第一侧边10a向所述第二侧边10b逐渐增多的技术手段，减小了在邻近所述第二侧边10b处的数据信号相较于邻近所述第一侧边10a的数据信号传输延时失真的技术缺陷，从而提高了所述液晶显示面板10显示图像或者视频时画面的均一性。
请参阅图8，图8为本发明液晶显示面板中的Gamma电压驱动电路的电路框图。所述液晶显示面板10还包括Gamma电压驱动电路500。所述Gamma电压驱动电路500包括线缓冲器(line buffer)510、升压单元(level shifter)520、Gamma电压输出单元530、数模转换器540及缓冲单元550。所述线缓冲器510用于接收RGB子像素串行灰阶信号，并将所述RGB子像素灰阶信号转换为RGB子像素并行灰阶信号，其中，所述RGB子像素串行灰阶信号为串 行信号，所述RGB子像素并行灰阶信号为并行信号。所述升压单元520用于将RGB子像素并行灰阶信号的电压提升到预设电压值。所述Gamma电压输出单元530用于产生模拟Gamma电压，并将所述模拟Gamma电压输出至所述数模转换器540。所述数模转换器540用于根据电压提升后的RGB子像素并行灰阶信号将模拟Gamma电压转换为数字Gamma电压。通常，所述模拟Gamma电压由Gamma产生器(Gamma generator)产生。所述缓冲单元550用于将所述数字Gamma信号缓冲之后输出至所述液晶显示面板10中的相应像素电极。
本发明还提供了一种液晶显示装,1，请参阅图9，图9为本发明一较佳实施方式中的液晶显示装置的结构示意图。所述液晶显示装置1可以为但不仅限于手机、平板电脑、笔记本电脑、掌上电脑、移动互联网设备(MID，mobile internet device)、可穿戴设备等。所述液晶显示装置1前述任意一实施方式所述的液晶显示面板10，在此不再赘述。
以上所揭露的仅为本发明一种较佳实施例而已，当然不能以此来限定本发明之权利范围，本领域普通技术人员可以理解实现上述实施例的全部或部分流程，并依本发明权利要求所作的等同变化，仍属于发明所涵盖的范围。

Claims (18)

  1. 一种液晶显示面板，其中，所述液晶显示面板包括多个数据线及多个栅极线，所述多个数据线沿第一方向延伸且沿第二方向间隔排布，所述多个栅极线沿所述第二方向延伸且沿所述第一方向间隔排布，所述液晶显示面板包括第一侧边、第二侧边及第三侧边，所述第一侧边与所述第二侧边相对设置，且所述第一侧边至第二侧边的方向形成所述第一方向，所述第三侧边分别与所述第一侧边及所述第二侧边相交，所述液晶显示面板还包括数据驱动芯片及至少一个GOA电路，所述数据驱动芯片邻近所述第一侧边设置，并为所述多个数据线提供数据信号，其中一个所述GOA电路邻近所述第三侧边设置，所述GOA电路包括多个GOA单元，每个GOA单元包括信号缓冲器，所述信号缓冲器用于缓冲接收到的栅极驱动信号，并将缓冲后的栅极驱动信号提供给相应的栅极线，每个GOA单元中信号缓冲器的尺寸自所述第一侧边向所述第二侧边逐渐增大，或者每个GOA单元中信号缓冲器的数目自所述第一侧边向所述第二侧边逐渐增多。
  2. 如权利要求1所述的液晶显示面板，其中，当每个GOA单元中信号缓冲器的尺寸自所述第一侧边向所述第二侧边逐渐增大时，每个GOA单元中的信号缓冲器的尺寸自所述第一侧边向所述第二侧边线性增大。
  3. 如权利要求1所述的液晶显示面板，其中，当每个GOA单元中信号缓冲器的尺寸自所述第一侧边向所述第二侧边逐渐增大时，自所述第一侧边开始的第一个GOA单元开始，定义每N个相邻的GOA单元组成一个GOA单元组，且不同的GOA单元组包含不同的GOA单元；对于同一个GOA单元组而言，每个GOA单元中的信号缓冲器的尺寸相等；对于不同的GOA单元组而言，不同的GOA单元组中的GOA单元中的信号缓冲器的尺寸自邻近所述第一侧边的GOA单元组向远离所述第一侧边的GOA单元组线性增大，其中，N为正整数。
  4. 如权利要求1所述的液晶显示面板，其中，所述信号缓冲器包括三级反向缓冲器。
  5. 如权利要求1所述的液晶显示面板，其中，所述信号缓冲器的尺寸包括所述信号缓冲器的面积。
  6. 如权利要求1所述的液晶显示面板，其中，当每个GOA单元中信号缓冲器的数目自所述第一侧边向所述第二侧边逐渐增多时，每个GOA单元中的信号缓冲器的数目自所述第一侧边向所述第二侧边线性增加。
  7. 如权利要求1所述的液晶显示面板，其中，当每个GOA单元中信号缓冲器的数目自所述第一侧边向所述第二侧边逐渐增多时，自邻近所述第一侧边的栅极线开始，定义每相邻的N个栅极线对应的GOA单元组成一个GOA单元组，且不同的GOA单元组的GOA单元对应不同的栅极线；对于同一个GOA单元组而言，每个GOA单元中的信号缓冲器的数目相同；对于不同的GOA单元组而言，不同的GOA单元组中的GOA单元中的信号缓冲器的数目自邻近所述第一侧边的GOA单元组向远离所述第一侧边的GOA单元组线性增多，其中，N为正整数。
  8. 如权利要求1所述的液晶显示面板，其中，所述液晶显示面板包括两个GOA电路，其中一个GOA电路邻近所述第三侧边设置，另外一个GOA电路邻近所述第三侧边相对的第四侧边设置，其中，所述第四侧边分别与所述第一侧边及所述第二侧边相交。
  9. 如权利要求1所述的液晶显示面板，其中，所述液晶显示面板还包括Gamma电压驱动电路，所述Gamma电压驱动电路包括线缓冲器、升压单元、Gamma电压输出单元、数模转换器及缓冲单元，所述线缓冲器用于接收RGB子像素串行灰阶信号，并将所述RGB子像素灰阶信号转换为RGB子像素并行灰阶信号，其中，所述RGB子像素串行灰阶信号为串行信号，所述RGB子像 素并行灰阶信号为并行信号，所述升压单元用于将RGB子像素并行灰阶信号的电压提升到预设电压值，所述Gamma电压输出单元用于产生模拟Gamma电压，并将所述模拟Gamma电压输出至所述数模转换器，所述数模转换器用于根据电压提升后的RGB子像素并行灰阶信号将模拟Gamma电压转换为数字Gamma电压，所述缓冲单元用于将所述数字Gamma信号缓冲之后输出至所述液晶显示面板中的相应像素电极。
  10. 一种液晶显示装置，其中，所述液晶显示装置包括液晶显示面板，所述液晶显示面板包括多个数据线及多个栅极线，所述多个数据线沿第一方向延伸且沿第二方向间隔排布，所述多个栅极线沿所述第二方向延伸且沿所述第一方向间隔排布，所述液晶显示面板包括第一侧边、第二侧边及第三侧边，所述第一侧边与所述第二侧边相对设置，且所述第一侧边至第二侧边的方向形成所述第一方向，所述第三侧边分别与所述第一侧边及所述第二侧边相交，所述液晶显示面板还包括数据驱动芯片及至少一个GOA电路，所述数据驱动芯片邻近所述第一侧边设置，并为所述多个数据线提供数据信号，其中一个所述GOA电路邻近所述第三侧边设置，所述GOA电路包括多个GOA单元，每个GOA单元包括信号缓冲器，所述信号缓冲器用于缓冲接收到的栅极驱动信号，并将缓冲后的栅极驱动信号提供给相应的栅极线，每个GOA单元中信号缓冲器的尺寸自所述第一侧边向所述第二侧边逐渐增大，或者每个GOA单元中信号缓冲器的数目自所述第一侧边向所述第二侧边逐渐增多。
  11. 如权利要求10所述的液晶显示装置，其中，当每个GOA单元中信号缓冲器的尺寸自所述第一侧边向所述第二侧边逐渐增大时，每个GOA单元中的信号缓冲器的尺寸自所述第一侧边向所述第二侧边线性增大。
  12. 如权利要求10所述的液晶显示装置，其中，当每个GOA单元中信号缓冲器的尺寸自所述第一侧边向所述第二侧边逐渐增大时，自所述第一侧边开始的第一个GOA单元开始，定义每N个相邻的GOA单元组成一个GOA单元组，且不同的GOA单元组包含不同的GOA单元；对于同一个GOA单元组 而言，每个GOA单元中的信号缓冲器的尺寸相等；对于不同的GOA单元组而言，不同的GOA单元组中的GOA单元中的信号缓冲器的尺寸自邻近所述第一侧边的GOA单元组向远离所述第一侧边的GOA单元组线性增大，其中，N为正整数。
  13. 如权利要求10所述的液晶显示装置，其中，所述信号缓冲器包括三级反向缓冲器。
  14. 如权利要求10所述的液晶显示装置，其中，所述信号缓冲器的尺寸包括所述信号缓冲器的面积。
  15. 如权利要求10所述的液晶显示装置，其中，当每个GOA单元中信号缓冲器的数目自所述第一侧边向所述第二侧边逐渐增多时，每个GOA单元中的信号缓冲器的数目自所述第一侧边向所述第二侧边线性增加。
  16. 如权利要求10所述的液晶显示装置，其中，当每个GOA单元中信号缓冲器的数目自所述第一侧边向所述第二侧边逐渐增多时，自邻近所述第一侧边的栅极线开始，定义每相邻的N个栅极线对应的GOA单元组成一个GOA单元组，且不同的GOA单元组的GOA单元对应不同的栅极线；对于同一个GOA单元组而言，每个GOA单元中的信号缓冲器的数目相同；对于不同的GOA单元组而言，不同的GOA单元组中的GOA单元中的信号缓冲器的数目自邻近所述第一侧边的GOA单元组向远离所述第一侧边的GOA单元组线性增多，其中，N为正整数。
  17. 如权利要求10所述的液晶显示装置，其中，所述液晶显示面板包括两个GOA电路，其中一个GOA电路邻近所述第三侧边设置，另外一个GOA电路邻近所述第三侧边相对的第四侧边设置，其中，所述第四侧边分别与所述第一侧边及所述第二侧边相交。
  18. 如权利要求10所述的液晶显示装置，其中，所述液晶显示面板还包括Gamma电压驱动电路，所述Gamma电压驱动电路包括线缓冲器、升压单元、Gamma电压输出单元、数模转换器及缓冲单元，所述线缓冲器用于接收RGB子像素串行灰阶信号，并将所述RGB子像素灰阶信号转换为RGB子像素并行灰阶信号，其中，所述RGB子像素串行灰阶信号为串行信号，所述RGB子像素并行灰阶信号为并行信号，所述升压单元用于将RGB子像素并行灰阶信号的电压提升到预设电压值，所述Gamma电压输出单元用于产生模拟Gamma电压，并将所述模拟Gamma电压输出至所述数模转换器，所述数模转换器用于根据电压提升后的RGB子像素并行灰阶信号将模拟Gamma电压转换为数字Gamma电压，所述缓冲单元用于将所述数字Gamma信号缓冲之后输出至所述液晶显示面板中的相应像素电极。
PCT/CN2016/098810 2016-08-10 2016-09-13 液晶显示面板及液晶显示装置 WO2018028017A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/317,402 US10114261B2 (en) 2016-08-10 2016-09-13 Liquid crystal panels and liquid crystal devices

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610649289.9 2016-08-10
CN201610649289.9A CN106023948B (zh) 2016-08-10 2016-08-10 液晶显示面板及液晶显示装置

Publications (1)

Publication Number Publication Date
WO2018028017A1 true WO2018028017A1 (zh) 2018-02-15

Family

ID=57133867

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/098810 WO2018028017A1 (zh) 2016-08-10 2016-09-13 液晶显示面板及液晶显示装置

Country Status (3)

Country Link
US (2) US10114261B2 (zh)
CN (1) CN106023948B (zh)
WO (1) WO2018028017A1 (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106531096B (zh) * 2016-11-28 2019-12-24 武汉华星光电技术有限公司 Rgbw四基色显示面板的驱动方法
US10984709B2 (en) 2018-04-27 2021-04-20 Innolux Corporation Display panel
CN108648683B (zh) 2018-06-29 2021-07-16 厦门天马微电子有限公司 一种阵列基板、触控显示面板和触控显示装置
CN109003584B (zh) * 2018-07-24 2020-06-26 惠科股份有限公司 显示装置及其显示面板
CN109192161A (zh) * 2018-10-08 2019-01-11 惠科股份有限公司 显示驱动方法以及装置、显示装置
CN112071192B (zh) * 2020-09-03 2022-01-25 Tcl华星光电技术有限公司 显示面板及拼接显示面板
US11403991B2 (en) 2020-09-03 2022-08-02 Tcl China Star Optoelectronics Technology Co., Ltd. Display panel and spliced display panel

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050127946A1 (en) * 2003-12-16 2005-06-16 Chung-Hui Chen Pipeline-based circuit with a postponed clock-gating mechanism for reducing power consumption and related driving method thereof
CN104123920A (zh) * 2013-07-29 2014-10-29 深超光电（深圳）有限公司 液晶显示装置及其栅极驱动器
CN104252079A (zh) * 2014-09-28 2014-12-31 京东方科技集团股份有限公司 一种阵列基板及其驱动方法、显示面板、显示装置
CN105304008A (zh) * 2015-11-18 2016-02-03 深圳市华星光电技术有限公司 栅极驱动器及具有该栅极驱动器的触控面板
CN105633122A (zh) * 2016-01-13 2016-06-01 深圳市华星光电技术有限公司 显示装置
CN105807470A (zh) * 2016-05-27 2016-07-27 厦门天马微电子有限公司 一种阵列基板、显示面板及显示装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100751197B1 (ko) * 2000-12-29 2007-08-22 엘지.필립스 엘시디 주식회사 액정표시장치의 게이트 구동회로
CN2938570Y (zh) * 2006-09-06 2007-08-22 比亚迪股份有限公司 一种瞬间导通的组合开关
CN101398584B (zh) * 2007-09-27 2010-08-11 北京京东方光电科技有限公司 液晶显示装置驱动方法
JP2011227250A (ja) * 2010-04-19 2011-11-10 Pioneer Electronic Corp 画像表示装置
CN102890923B (zh) * 2012-10-23 2016-03-09 深圳市华星光电技术有限公司 一种液晶面板的扫描驱动电路、液晶显示装置和驱动方法
CN104217690B (zh) * 2014-08-20 2016-05-25 京东方科技集团股份有限公司 栅极驱动电路、阵列基板、显示装置
CN105161062B (zh) * 2015-08-28 2018-05-04 南京中电熊猫液晶显示科技有限公司 一种液晶显示面板
CN105788557B (zh) * 2016-05-20 2018-06-19 武汉华星光电技术有限公司 Goa驱动电路

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050127946A1 (en) * 2003-12-16 2005-06-16 Chung-Hui Chen Pipeline-based circuit with a postponed clock-gating mechanism for reducing power consumption and related driving method thereof
CN104123920A (zh) * 2013-07-29 2014-10-29 深超光电（深圳）有限公司 液晶显示装置及其栅极驱动器
CN104252079A (zh) * 2014-09-28 2014-12-31 京东方科技集团股份有限公司 一种阵列基板及其驱动方法、显示面板、显示装置
CN105304008A (zh) * 2015-11-18 2016-02-03 深圳市华星光电技术有限公司 栅极驱动器及具有该栅极驱动器的触控面板
CN105633122A (zh) * 2016-01-13 2016-06-01 深圳市华星光电技术有限公司 显示装置
CN105807470A (zh) * 2016-05-27 2016-07-27 厦门天马微电子有限公司 一种阵列基板、显示面板及显示装置

Also Published As

Publication number Publication date
CN106023948A (zh) 2016-10-12
CN106023948B (zh) 2019-08-06
US20180364537A1 (en) 2018-12-20
US10317760B2 (en) 2019-06-11
US20180210302A1 (en) 2018-07-26
US10114261B2 (en) 2018-10-30

Similar Documents

Publication Publication Date Title
WO2018028017A1 (zh) 液晶显示面板及液晶显示装置
KR102277072B1 (ko) Goa 회로 구동 아키텍처
US8269706B2 (en) Operating unit of liquid crystal display panel and method for operating the same
EP2993663B1 (en) Liquid crystal display device
US20160155401A1 (en) Display panel
US10657864B2 (en) Drive circuit of display device and driving method for display device having single-ended to differential modules
JP2011118398A (ja) 液晶表示装置
US20160343291A1 (en) Array substrate and driving method thereof and display apparatus
US8717271B2 (en) Liquid crystal display having an inverse polarity between a common voltage and a data signal
TW201033709A (en) Liquid crystal device with multi-dot inversion
WO2016070540A1 (zh) 阵列基板、像素驱动方法和显示装置
WO2019006812A1 (zh) Goa电路及液晶显示装置
KR102169032B1 (ko) 표시장치
WO2019033492A1 (zh) Goa电路及液晶显示装置
KR20160033351A (ko) 표시장치
CN109461416A (zh) 显示面板的驱动方法
CN104240661A (zh) 极性反转驱动方法、极性反转驱动装置和显示设备
KR20150014247A (ko) 표시 장치
CN107068074A (zh) Goa电路
KR20150086026A (ko) 표시 장치
WO2020233549A1 (zh) 阵列基板及其驱动方法、显示装置
WO2018233053A1 (zh) 显示面板的驱动电路、方法及显示装置
WO2021217735A1 (zh) 显示装置
WO2021046946A1 (zh) 液晶面板的驱动方法
US10304406B2 (en) Display apparatus with reduced flash noise, and a method of driving the display apparatus

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 15317402

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16912472

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16912472

Country of ref document: EP

Kind code of ref document: A1