WO2018010429A1 - 源极驱动电路、方法及显示装置 - Google Patents

源极驱动电路、方法及显示装置 Download PDF

Info

Publication number
WO2018010429A1
WO2018010429A1 PCT/CN2017/073887 CN2017073887W WO2018010429A1 WO 2018010429 A1 WO2018010429 A1 WO 2018010429A1 CN 2017073887 W CN2017073887 W CN 2017073887W WO 2018010429 A1 WO2018010429 A1 WO 2018010429A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
pixel data
peak
circuit
overdrive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2017/073887
Other languages
English (en)
French (fr)
Inventor
刘陈曦
栗首
张超
张剑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Beijing BOE Display Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Beijing BOE Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Beijing BOE Display Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to US15/556,516 priority Critical patent/US20180240433A1/en
Publication of WO2018010429A1 publication Critical patent/WO2018010429A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3685—Details of drivers for data electrodes
    • G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0252—Improving the response speed
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0285—Improving the quality of display appearance using tables for spatial correction of display data
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/16—Determination of a pixel data signal depending on the signal applied in the previous frame

Definitions

  • Embodiments of the present disclosure are directed to a source driving circuit, method, and display device.
  • a TFT-LCD display generally includes an array substrate, a color filter substrate, and a liquid crystal layer sandwiched therebetween.
  • the array substrate includes an effective display area composed of pixels arranged in an array, and may further include a source driver circuit and a gate driver circuit (Gate Driver), a source driver circuit and a gate driver disposed outside the effective display region.
  • the circuits are respectively connected to the respective pixels, and respectively provide data signals and scan signals to the data lines and the gate lines in the effective display area to drive the pixels for display.
  • the source driving circuit may include a source driving chip and a connection line with the data line.
  • At least one embodiment of the present disclosure provides a source driving circuit including a data receiving circuit, a peak processing circuit, a control circuit, a digital to analog conversion circuit, and a driving circuit, wherein the data receiving circuit is configured to receive pixel data and control a timing signal; the peak processing circuit configured to generate peak overdrive data based on the received pixel data; the control circuit configured to control the peak overdrive data and corresponding pixel data according to the received control timing signal And sequentially outputting to the digital-to-analog conversion circuit; the digital-to-analog conversion circuit is configured to receive the peak overdrive data and the pixel data, and convert the peak overdrive data into a first drive signal, The pixel data is converted into a second drive signal; the drive circuit is configured to output the first drive signal and the second drive signal.
  • the source driving circuit may further include a pixel data buffer circuit and a peak data buffer circuit, wherein the pixel data buffer circuit is configured to store the pixel data; the peak data buffer circuit is configured Generating overdrive data generated for the peak processing circuit; and the control circuit is configured to send control timing to the peak data buffer circuit and the pixel data buffer circuit to respectively store the stored pixel data and The peak overdrive data is input to the digital to analog conversion circuit.
  • the peak processing circuit can be configured to receive a scale value and calculate a product of the scale value and the pixel data, the product being used as the image The peak overdrive data corresponding to the prime data.
  • the data receiving circuit can be further configured to receive a first lookup table, the first lookup table including pixel data compensation values; and the peak processing circuit configured to be based on the pixel data Querying the first lookup table, obtaining a pixel data compensation value corresponding to the pixel data, and obtaining the peak overdrive data according to the pixel data compensation value obtained by the query.
  • the source driving circuit may further include a lookup table generating circuit, wherein the lookup table generating circuit is configured to generate a first lookup table including a compensation value according to the pixel data; and the peak The processing circuit is configured to query the first lookup table according to the pixel data, obtain a pixel data compensation value corresponding to the pixel data, and use the pixel data compensation value as the peak overdrive data.
  • the lookup table generating circuit is configured to generate a first lookup table including a compensation value according to the pixel data
  • the peak The processing circuit is configured to query the first lookup table according to the pixel data, obtain a pixel data compensation value corresponding to the pixel data, and use the pixel data compensation value as the peak overdrive data.
  • the data receiving circuit can be configured to receive a compensation time for the peak overdrive data; and the drive circuit is configured to transmit the first drive during the compensation time signal.
  • the source driving circuit may further include a compensation time setting circuit, wherein the compensation time setting circuit is configured to generate a compensation time for the peak overdrive data; and the driving The circuit is configured to transmit the first drive signal during the compensation time.
  • the source driver circuit may further include a second lookup table generation circuit configured to generate a second lookup table for storing a compensation value and a compensation time corresponding to the compensation value; the peak processing circuit is further configured to query the second query table according to the pixel data to obtain a corresponding compensation value, and then obtain a peak overdrive according to the corresponding compensation value. Data; and the drive circuit is further configured to transmit the first drive signal during the compensation time.
  • a second lookup table generation circuit configured to generate a second lookup table for storing a compensation value and a compensation time corresponding to the compensation value
  • the peak processing circuit is further configured to query the second query table according to the pixel data to obtain a corresponding compensation value, and then obtain a peak overdrive according to the corresponding compensation value.
  • Data and the drive circuit is further configured to transmit the first drive signal during the compensation time.
  • the data receiving circuit may be further configured to receive a second lookup table, the second lookup table including a pixel compensation value and a compensation time corresponding to the pixel compensation value; the peak processing The circuit is further configured to query the second lookup table according to the pixel data to obtain a corresponding pixel compensation value, and obtain the peak overdrive data according to the corresponding pixel compensation value; and the driving circuit is further It is configured to transmit the first driving signal within the compensation time.
  • the peak processing circuit may be further configured to respond to the flipped polarity of the pixel data applied to the previous frame and the flipped polarity of the pixel data applied to the current frame of the frame. The relationship between the peak overdrive data is determined.
  • the peak processing circuit may be further configured to determine, according to a relationship between a flip polarity applied to the pixel data of the previous frame and a flip polarity applied to the pixel data of the current frame of the frame.
  • the peak overdrive data and the corresponding compensation time.
  • the peak processing circuit is configured to receive the pixel data of the row.
  • the difference from the previous row of pixel data, and the peak overdrive data is determined based on the difference.
  • the peak processing circuit is configured to receive the pixel data of the row.
  • the difference from the pixel data of the previous row, and the peak overdrive data and the corresponding compensation time are determined according to the difference.
  • At least one embodiment of the present disclosure further provides a source driving method, comprising: first receiving pixel data, and then generating peak overdrive data according to the pixel data; sequentially outputting the peak overdrive data and the location by two levels of control timing Pixel data to digitally convert the peak overdrive data and the pixel data, respectively, to obtain a first driving signal corresponding to the peak overdrive data and a second driving signal corresponding to the pixel data; The first driving signal and the second driving signal are sequentially output.
  • the source driving method may further include: receiving a scale value; wherein the generating peak overdrive data according to the pixel data comprises: calculating the scale value and the pixel data The product of the product is used as peak overdrive data corresponding to the pixel data.
  • the source driving method may further include: receiving a first lookup table, where the first lookup table is configured to store a compensation value; wherein the generating the peak overdrive data according to the pixel data
  • the method includes: querying the first query table according to the pixel data, obtaining pixel data compensation values respectively corresponding to the pixel data, and obtaining the peak overdrive data according to the pixel data compensation value obtained by the query.
  • the source driving method may further include: generating a first lookup table including a compensation value according to the pixel data; wherein the generating the peak overdrive data according to the pixel data comprises: Querying the first query table according to the pixel data, obtaining pixel data compensation values respectively corresponding to the pixel data, and using the pixel data compensation value as the peak value Drive data.
  • the source driving method may further include: receiving a compensation time for the peak overdrive data; and outputting the first driving signal within the compensation time.
  • the source driving method may further include: generating a compensation time for the peak overdrive data; and outputting the first driving signal during the compensation time.
  • the source driving method may further include: generating a second query table, where the second query table is configured to store a compensation value and a compensation time corresponding to the compensation value; wherein the basis Generating peak overdrive data by the pixel data, comprising: querying the second lookup table according to the pixel data to obtain a corresponding compensation value, and obtaining the peak overdrive data according to the corresponding compensation value; and the compensation The first drive signal is output during the time.
  • the source driving method may further include: receiving a second lookup table, where the second lookup table includes a pixel compensation value and a compensation time corresponding to the pixel compensation value; wherein Generating peak overdrive data according to the pixel data, comprising: querying the second lookup table according to the pixel data to obtain a corresponding pixel compensation value, and obtaining the peak overdrive data according to the corresponding pixel compensation value. And outputting the first driving signal within the compensation time.
  • the generating the peak overdrive data according to the pixel data comprises: according to the flip polarity applied to the pixel data of the previous frame and the flip polarity applied to the pixel data of the current frame of the frame The relationship determines the peak overdrive data.
  • the generating the peak overdrive data according to the pixel data comprises: according to the flip polarity applied to the pixel data of the previous frame and the flip polarity applied to the pixel data of the current frame of the frame The relationship determines the peak overdrive data and the corresponding compensation time.
  • the generating the peak overdrive data according to the pixel data includes : receiving a difference between the pixel data of the row and the pixel data of the previous row, and determining the peak overdrive data according to the difference.
  • the generating the peak overdrive data according to the pixel data includes : receiving the difference between the pixel data of the row and the pixel data of the previous row, and according to The difference value determines the peak overdrive data and the corresponding compensation time.
  • At least one embodiment of the present disclosure also provides a display device including: a display panel and a source driving circuit coupled to the display panel, the source driving circuit being the source driving circuit.
  • FIG. 1 is a schematic diagram of a pixel including a driving device according to an embodiment of the present disclosure
  • 2A is a block diagram showing the composition of a source driving circuit according to an embodiment of the present disclosure
  • 2B is a block diagram showing the composition of a source driving circuit according to another embodiment of the present disclosure.
  • FIG. 3 is a schematic diagram of a method for generating peak overdrive data according to an embodiment of the present disclosure
  • FIG. 5 is a flowchart of a source driving method according to an embodiment of the present disclosure.
  • FIG. 6 is a schematic diagram of generating two driving signals for pixel data processing according to an embodiment of the present disclosure
  • FIG. 7 is a block diagram of a display device according to an embodiment of the present disclosure.
  • a thin film transistor liquid crystal display provided by an embodiment of the present disclosure includes a liquid crystal display panel 130 , a source driving circuit 110 , and a gate driving circuit 120 .
  • the liquid crystal display panel 130 includes, for example, a plurality of gate lines GL extending laterally and a plurality of data lines SL extending longitudinally, the gate lines GL and the data lines SL crossing each other to define a pixel array including a plurality of pixels, each pixel being disposed in a corresponding The position where the gate line GL and the corresponding data line SL cross each other.
  • the source driving circuit 110 provided by the embodiment of the present disclosure may have a function of realizing peak overdriving.
  • the gate driving circuit 120 can scan the row gate lines GL of the liquid crystal display panel 130, for example, row by row or interlaced, and when scanning a certain row of gate lines, the source driving circuit 110 passes the data lines SL as the row gate lines.
  • a line of pixels corresponding to the GL applies a data signal (video signal).
  • each pixel includes a switching element (for example, a thin film transistor (TFT)), a pixel electrode, a common electrode, and the like, and the pixel electrode and the common electrode form a liquid crystal capacitor (Clc) through a liquid crystal layer, and a storage capacitor (Cs) may be formed in the pixel.
  • TFT thin film transistor
  • the storage capacitor can be realized, for example, by a separately disposed storage electrode or by a gate line or the like.
  • the gate of the TFT is connected to the corresponding gate line GL
  • the source of the TFT is, for example, connected to the corresponding data line SL
  • the drain of the TFT is connected to the corresponding pixel electrode.
  • a circuit for implementing a Peak Over Driving function is integrated in the source driving circuit 110 and can be used to execute a corresponding driving method, for example, a parameter controllable peak overdrive output by signal control
  • the function for example, the parameter may include a compensation time
  • the source driving circuit 110 has an increased output driving capability, reduces the signal delay of the output signal, and increases the charging current of the pixel, thereby reducing the effective charging time of the pixel and Improve the charging effect and improve the display quality and display quality of the display device.
  • FIG. 2A illustrates a source driving circuit 200 including a data receiving circuit 210, a peak processing circuit 220, a control circuit 230, a digital-to-analog conversion circuit 240, and a driving circuit 250, according to an embodiment of the present disclosure.
  • the data receiving circuit 210 is configured to receive pixel data and control timing signals.
  • the pixel data may include pixel data corresponding to one frame of image or pixel data of a certain row in one frame of image
  • the control timing signal may include a timing signal output by the timing control integrated circuit TCON.
  • Peak processing circuit 220 is configured to generate peak overdrive data from the received pixel data, and an algorithm for generating peak overdrive data will be exemplified in the following examples.
  • the peak The data processing circuit 220 can perform an operation of performing peak operation data processing based on the received timing control signal, data signal, and clock signal, and generating peak overdrive data after processing (ie, obtaining compensated data).
  • the control circuit 230 is configured to control the output of the peak overdrive data and the corresponding pixel data to the digital to analog conversion circuit in sequence according to the received control timing signal.
  • the control circuit 230 can receive two levels of timing signals from the output of the timing control integrated circuit TCON to perform the above operations, and the control circuit 230 can also generate two levels of timing signals by itself.
  • the digital to analog conversion circuit 240 is configured to receive the generated peak overdrive data and pixel data, and convert the peak overdrive data into a first drive signal and convert the pixel data into a second drive signal.
  • the first stage control timing control converts the peak overdrive data into an analog drive signal
  • the second stage control timing recontrols the conversion of the pixel data into an analog drive signal.
  • Analog to digital conversion circuit 240 can be implemented in a variety of ways, such as a decoding circuit.
  • analog to digital conversion circuit 240 can include a decoder and a string of resistors coupled to the decoder, with only one switch between each node of the string and the output.
  • the analog to digital conversion circuit 240 can also employ a binary switch tree without the need for a dedicated decoder.
  • An NMOS transistor for switching corresponding to a negative gray scale voltage in the analog-to-digital conversion circuit 240 corresponds to a PMOS transistor for switching of a positive polarity gray scale voltage.
  • the drive circuit 250 is configured to output the first drive signal and the second drive signal to respective ones of the active display areas.
  • the driver circuit 250 first outputs a first drive signal and then outputs a second drive signal, thereby driving the pixels for display.
  • the driver circuit 250 outputs an analog signal that can be amplified.
  • the driver circuit 250 can also include a two-stage op amp structure, the first stage being a differential amplifier and the second stage being an output op amp.
  • the data driving circuit 210 can also receive the clock control signal CLK output by the timing control integrated circuit TCON, and can also receive a signal such as a lookup table.
  • the source driving circuit 200 may further include a pixel data buffer circuit 260, a peak data buffer circuit 270, a line buffer circuit 280, and a battery as compared to the embodiment shown in FIG. 2A.
  • Flat conversion circuit 290 Flat conversion circuit 290.
  • Peak data buffer circuit 270 is configured to buffer peak overdrive data generated by peak processing circuit 220.
  • Pixel data buffer circuit 260 is configured to buffer pixel data.
  • the buffered pixel data may be pixel data of one frame, or pixel data of a certain row in a frame, or pixel data of a certain row of a previous frame and pixel data of a corresponding row in the frame, etc. Wait.
  • the pixel data buffer circuit 260 is peaked
  • the value processing unit 220 provides the pixel data of the previous frame of the previous frame, so that the peak processing circuit 220 performs the operation of the peak overdrive data according to the supplied historical data; when the peak processing circuit 220 completes the peak of the pixel data for the current frame of the frame.
  • the pixel data buffer circuit 260 reads and stores the pixel data of the current frame of the frame from the line buffer circuit 280 (line latch), and then After the digital-to-analog conversion circuit 240 completes the digital-to-analog conversion processing for the peak overdrive data and outputs the digital-to-analog conversion circuit 240, the digital-to-analog conversion circuit 240 receives the pixel of the current frame from the pixel data buffer circuit 260 under the control of the control signal. The data is processed by digital-to-analog conversion and output.
  • the control circuit 230 is configured to generate or receive a timing control signal (for example, two layers of control signals) for controlling the peak overdrive data and the original pixel data to be sequentially subjected to digital-to-analog conversion (DAC) and driving buffer processing.
  • a timing control signal for example, two layers of control signals
  • the line buffer circuit 280 and the level shift circuit 290 can be implemented as a digital circuit block, and the line buffer 280 is used to store the entire row of pixel data received by the source drive circuit.
  • the source driving circuit 200 can receive the pixel data of the nth row while driving the n-1th row of pixels.
  • the row buffer circuit 280 stores the data of the n-1th row of pixels
  • the pixel data is processed by the subsequent functional circuit module and output to the n-1th row of pixels of the display panel, and at the same time, Line buffer circuit 280 begins receiving pixel data for the nth line.
  • the function modules or circuits participating in generating the first driving signal may include: a peak processing circuit 220, a control circuit 230, a peak data buffer circuit 280, a digital-to-analog conversion circuit 240, and a driving circuit 250, which are based on the input pixels.
  • the data produces a first drive signal.
  • the function module or circuit participating in generating the second driving signal may include: a line buffer circuit 280, a level converting circuit 290, a pixel data buffer circuit 260, a digital-to-analog conversion circuit 240, and a driving circuit 250, and these functional modules or circuit pairs
  • the input pixel data is processed to finally generate a second driving signal.
  • the pixel data buffer circuit 260 and the peak data buffer circuit 270 described above are controlled by the two-stage control signals of the control circuit 230.
  • the peak overdrive data and the pixel data are sequentially subjected to digital-to-analog conversion and drive output under the control of the two-stage control signals of the control circuit 230.
  • the embodiment of the present invention integrates a corresponding module such as peak overdrive on the structure of the source driving circuit, and is used for calculating the original data (ie, pixel data) received by the original source driving circuit to generate new peak driving data. And control signals.
  • the control signal is used to sequentially output the peak drive data and the original pixel data through digital analog conversion and drive buffer.
  • Some exemplary algorithms can refer to the following descriptions. example.
  • the peak overdrive data is generated, the historical data of the previous frame is not referred to, and the peak overdrive data is generated according to the original pixel data of the received frame of the frame.
  • the peak processing circuit 220 provided by this example is configured to receive or generate a scale value, calculate a product of the scale value and the pixel data, and use the product as peak overdrive data corresponding to the pixel data.
  • peak processing circuit 220 at this time may include a multiplier for calculating the product of the input pixel data and a fixed scale value.
  • the peak processing circuit at this time can also implement a multiplication operation using a software program.
  • the scale value can be a fixed value or a change value.
  • data receiving circuit 210 can also be configured to receive a first lookup table that includes pixel data offset values.
  • the peak processing circuit 220 is configured to query the first lookup table according to the pixel data, obtain a pixel data compensation value corresponding to the pixel data, and obtain corresponding peak overdrive data according to the pixel data compensation value obtained by the query.
  • the peak processing circuit 220 calculates the compensation value obtained by querying the first lookup table as the peak overdrive data, or calculates the corresponding peak overdrive data by using the compensation value obtained by querying the first lookup table and the initial pixel data.
  • the source driving circuit 200 may further include a lookup table generating circuit, wherein the lookup table generating circuit is configured to generate a first lookup table including a compensation value according to the pixel data, and thus different from the above example, the first query The table is not received from the outside, but is generated internally.
  • the peak processing circuit 220 is configured to query the first lookup table according to the pixel data, obtain a pixel data compensation value corresponding to the pixel data, use the pixel data compensation value as the peak overdrive data, or use the query first query table to obtain The compensation value is calculated from the initial pixel data to obtain the corresponding peak overdrive data.
  • the peak processing circuit 300 includes a frame memory 310 and an overdrive lookup table 320, wherein the frame memory 310 and the overdrive lookup table 320 are coupled.
  • the frame memory 310 records the image data of the previous frame and outputs the image data of the previous frame to the overdrive lookup table 320.
  • the overdrive lookup table 320 is, for example, a two-dimensional table that receives image data from the previous frame of the frame memory 310 and image data (Data-in) of the current frame.
  • Overdrive query table 320 will save the frame
  • the image data of the previous frame of the memory 310 and the image data of the current frame are used as index values to generate overdrive image data corresponding to the image data (ie, the compensation value included in the first lookup table is queried).
  • the value of the overdrive image data is an overdrive value (i.e., peak overdrive data) that increases the torsional speed of the liquid crystal cell.
  • peak overdrive data can be provided to pixels for a certain compensation time.
  • data receiving circuit 210 is configured to receive a compensation time for peak overdrive data
  • drive circuit 250 is configured to transmit a first drive signal for peak overdrive during the compensation time.
  • the source drive circuit 200 further includes a compensation time setting circuit configured to generate a compensation time for the peak overdrive data.
  • the drive circuit 250 is now configured to transmit the first drive signal for peak overdrive during the compensation time.
  • the length of the compensation time may be set to a time period when the pixel is charged to reach the gray voltage corresponding to the pixel data.
  • the source driving circuit 200 may further include a second lookup table generating circuit, wherein the second lookup table generating circuit is configured to generate a second lookup table for storing the compensation value and the compensation The compensation time corresponding to the value.
  • the peak processing circuit 220 is further configured to query the second lookup table according to the pixel data to obtain a corresponding compensation value, and then obtain peak overdrive data according to the corresponding compensation value; accordingly, the driving circuit 250 in this example may also be It is configured to send the first driving signal within the compensation time.
  • the driving circuit 250 transmits the generated first driving signal corresponding to the peak overdrive signal to the source of the pixel during the compensation time, thereby driving the pixel to complete the charging display faster.
  • the data receiving circuit 210 may be further configured to receive a second lookup table including a pixel compensation value and a compensation time corresponding to the pixel compensation value, so unlike the above example, the second lookup table is not received from the outside , but generated internally.
  • the peak processing circuit 220 may be further configured to query the second lookup table according to the pixel data to obtain a corresponding pixel compensation value, and obtain peak overdrive data according to the corresponding pixel compensation value; correspondingly, in this example
  • the medium drive circuit 250 is also configured to transmit the first drive signal during the compensation time.
  • the manner described in FIG. 3 can be referred to.
  • the historical data may include: the polarity of the pixel data of the previous frame (ie, the currently processed pixel row) or the difference between the pixel data of the previous frame and the pixel data of the current frame (ie, the currently processed frame).
  • the method described in the following example please refer to the method described in the following example.
  • the peak processing circuit 220 provided by the present example can also be configured to determine peak overdrive data in accordance with the relationship between the flipped polarity applied to the pixel data of the previous frame and the flipped polarity applied to the pixel data of the current frame of the frame. For example, when the flip polarity of the pixel data of the previous frame is the same as the flip polarity of the pixel data of the current frame of the current frame, the generated peak overdrive value is zero. When the flip polarity of the pixel data of the previous frame is opposite to the flip polarity of the pixel data of the current frame of the frame, peak overdrive data compensation is performed, and for how to calculate the peak overdrive data at this time, reference may be made to the above-described example. 1 or example 2, which will not be described here.
  • the peak processing circuit 220 provided in this example may be further configured to determine the relationship between the flip polarity applied to the pixel data of the previous frame and the flip polarity applied to the pixel data of the current frame of the frame. Peak overdrive data and corresponding compensation time. For example, when the flip polarity of the pixel data of the previous frame is opposite to the flip polarity of the pixel data of the current frame of the frame, peak overdrive data compensation is performed and the pixel data needs to be compensated in the compensation time, and how to calculate For the peak overdrive data at this time, reference may be made to the example 1 or the example 2 described above, and no further details are provided herein.
  • the difference between the pixel data of the previous frame and the pixel data of the current frame of the current frame may also be considered.
  • the peak processing circuit 220 is configured to receive the difference between the pixel data of the row and the pixel data of the previous row. The value, and the peak overdrive data is determined based on the difference.
  • the peak processing circuit 220 is configured to receive the difference between the pixel data of the row and the pixel data of the previous row. And determining peak overdrive data and corresponding compensation time based on the difference. For example, when it is determined that the pixel gradation data of the row is the same as the polarity of the pixel gradation data of the previous row, the peak processing circuit 220 receives the pixel data of the previous frame of the previous frame, and calculates the pixel data of the current frame of the frame. The absolute value of the difference of the pixel data of the current frame of the frame.
  • the peak processing module 220 can also be configured to: when the absolute value of the difference is greater than the set threshold, the first query table or the second query table is obtained.
  • the compensation value is used as the peak overdrive data.
  • the peak processing module 220 is further configured to: obtain a compensation value obtained by querying the first query table or the second query table. As the peak overdrive data.
  • the pixel is charged by peak overdrive using the peak overdrive of the embodiment of the present disclosure (corresponding to the polar peak overdrive in FIG. 4) and the peak overdrive is not employed in the embodiment of the present disclosure.
  • a comparison of the results of row charging (corresponding to the polarity of the normal driving in Figure 4).
  • Da is the pixel data received by the source driver circuit
  • Db is the generated peak overdrive data
  • T2 is the compensation period.
  • H is the total duration of outputting a row of pixel data
  • T2 is the duration of the analog level (ie, the first driving signal) corresponding to the peak overdrive data (ie, the compensation time)
  • T1 is the analog power corresponding to the pixel data received by the source driving circuit.
  • the duration of the flat ie, the second drive signal. 4
  • the embodiment of the present invention can generate two data (first driving signal and second) in one line time compared to the source driving circuit not using peak overdriving. Drive signal), divided into two outputs.
  • the first output is a level signal corresponding to the peak drive data (ie, the first drive signal)
  • the output is a level signal corresponding to the pixel data (ie, the second drive signal)
  • the total length of the level is the same as the time at which the source drive circuit outputs one line of data.
  • the peak overdrive data when calculating the peak overdrive data, it may be performed according to a proportional value. For example, all pixel data values are compensated according to a fixed scale value to generate a peak overdrive value, and may also refer to a lookup table (LUT) according to the current pixel data value. (for example, the first query table or the second query table described above) performs an operation to generate peak overdrive data, and the lookup table may include a compensation value and a compensation time (ie, a second lookup table) required for compensation, or may only include a compensation data value ( That is, the first lookup table), the advantage of this method is high precision, and can provide different compensation data for different pixels. For example, the above compensation time can be individually set according to the total output time of one line of data.
  • the size of the peak data compensated for the original pixel data may be calculated according to the first query table and the second query table.
  • the value in the look-up table can be determined according to the characteristics of the display device.
  • the data can be transmitted or configured by the timing control integrated circuit TCON or the driver chip at the time of power-on to obtain the compensation value included in the look-up table.
  • an embodiment of the present disclosure provides a source driving method 500, the method comprising:
  • Step 501 Receive pixel data.
  • Step 511 generating peak overdrive data according to the pixel data
  • Step 521 sequentially output peak overdrive data and pixel data through two levels of control timing to perform digital-to-analog conversion on the peak overdrive data and the pixel data, respectively, to obtain a first drive signal corresponding to the peak overdrive data and corresponding to the pixel data. a second drive signal;
  • Step 531 sequentially outputting the first driving signal and the second driving signal.
  • step 511 may further include: receiving a scale value; and calculating a product of the scale value and the pixel data, the product being used as peak overdrive data corresponding to the pixel data.
  • step 511 may further include: receiving a first lookup table, and the first lookup table is configured to store the compensation value; querying the first lookup table according to the pixel data to obtain pixel data compensation values respectively corresponding to the pixel data, Then, the peak overdrive data is obtained according to the pixel data compensation value obtained by the query.
  • step 511 may further include: generating a first lookup table including the compensation value according to the pixel data; querying the first lookup table according to the pixel data, obtaining pixel data compensation values respectively corresponding to the pixel data, and compensating the pixel data The value is used as the peak overdrive data.
  • step 511 can also include receiving a compensation time for peak overdrive data. And step 531 is to output the first driving signal within the compensation time.
  • step 511 can also include: generating a compensation time for peak overdrive data; and step 531 is to output the first drive signal during the compensation time.
  • step 511 may further include: generating a second lookup table, wherein the second lookup table is configured to store the compensation value and the compensation time corresponding to the compensation value; and query the second lookup table according to the pixel data to obtain a corresponding compensation value. And obtaining peak overdrive data according to the corresponding compensation value; and step 604 is outputting the first drive signal within the compensation time.
  • step 511 may further include: receiving a second lookup table, where the second lookup table includes a pixel compensation value and a compensation time corresponding to the pixel compensation value; and querying the second lookup table according to the pixel data to obtain a corresponding pixel compensation a value, and peak overdrive data is obtained based on the corresponding pixel compensation value; and step 531 is to output the first drive signal during the compensation time.
  • step 511 may further include determining peak overdrive data based on a relationship between a flip polarity of the pixel data applied to the previous frame and a flip polarity applied to the pixel data of the current frame of the frame.
  • step 511 may further include determining peak overdrive data and corresponding according to a relationship between a flip polarity of the pixel data applied to the previous frame and a flip polarity applied to the pixel data of the current frame of the frame. The compensation time.
  • step 511 may further include: if the flip polarity of the pixel data applied to the previous frame is the same as the flip polarity of the pixel data applied to the current frame of the frame, generating a peak overdrive according to the pixel data
  • the step of data includes: receiving a difference between the pixel data of the row and the pixel data of the previous row, and determining the peak overdrive data according to the difference.
  • step 511 may further include: if the flip polarity of the pixel data applied to the previous frame is the same as the flip polarity applied to the pixel data of the current frame of the frame, according to the pixel
  • the step of generating peak overdrive data by the data includes: receiving a difference between the pixel data of the row and the pixel data of the previous row, and determining the peak overdrive data and the corresponding compensation time according to the difference.
  • FIG. 6 is a flowchart of a method for driving a source according to an embodiment of the present disclosure.
  • the method can include first receiving data, the data including pixel data.
  • the data further includes a lookup table, a timing control signal, or a pole flip signal.
  • the pixel data is used on the one hand to generate a second drive signal and on the other hand to generate peak overdrive data by means of a peak processing circuit (cf. Fig. 2A or Fig. 2B).
  • Operation one the pixel data received by the data register storage (which can be stored by the line buffer circuit shown in FIG. 2B) is received, and then the pixel data is buffered from the data register input data buffer.
  • Operation 2 generating peak overdrive data based on the received pixel data (the peak overdrive data can be obtained by using the peak processing circuit), and buffering the generated peak overdrive data (the peak data buffer of the parity of the video of FIG. 2B can be used) 270), an algorithm in which peak overdrive data is generated may refer to Examples 1-3 above.
  • the peak overdrive data generated by the two-stage control timing control and the pixel data buffered by the line buffer may be sequentially (refer to 1 shown in FIG. 6 indicating the first-level control timing, and 2 indicates The second stage control timing is subjected to level conversion processing (but not necessary for this step), analog digital conversion processing, to obtain a first driving signal corresponding to the peak overdrive data and a second driving signal corresponding to the pixel data. Finally, the first driving signal and the second driving signal are sequentially outputted to the pixel source.
  • an embodiment of the present disclosure provides a display device 700 including a display panel 710 and a source driving circuit 720 connected to the display panel.
  • the source driving circuit 720 may be the source described in the above embodiment. Any of the pole drive circuits 200. Further, the source driving circuit 720 may be disposed on the display panel 710 in the form of a tape carrier package (TCP) or a glass flip chip package (COG).
  • TCP tape carrier package
  • COG glass flip chip package
  • the advantages of the source driving circuit 110 provided by the embodiments of the present invention may include at least one of the following aspects:
  • the peak overdrive output can be realized in the case of normally receiving the TCON signal of the timing control integrated circuit, without increasing the data transmission load and the data transmission frequency of the TCON end of the timing control integrated circuit;
  • the data line charging current can be increased to ensure a more sufficient pixel charging rate and improve the picture quality and picture display effect of the liquid crystal display.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

一种源极驱动电路、方法及显示装置。该源极驱动电路包括数据接收电路（210）、峰值处理电路（220）、控制电路（230）、数模转换电路（240）和驱动电路（250），其中，所述数据接收电路（210）被配置为接收像素数据以及控制时序信号；所述峰值处理电路（220）被配置为依据接收的所述像素数据生成峰值过驱动数据；所述控制电路（230）被配置为根据接收的控制时序信号，控制所述峰值过驱动数据和对应的像素数据依次输出到所述数模转换电路（240）；所述数模转换电路（240）被配置为接收所述峰值过驱动数据和所述像素数据，并将所述峰值过驱动数据转换为第一驱动信号，将所述像素数据转换为第二驱动信号；所述驱动电路（250）被配置为输出所述第一驱动信号和所述第二驱动信号。

Description

源极驱动电路、方法及显示装置 技术领域
本公开的实施例涉及一种源极驱动电路、方法及显示装置。
背景技术
TFT-LCD显示器一般包括阵列基板、彩色滤光基板及夹持在其间的液晶层。阵列基板包括由阵列排列的像素组成的有效显示区域，还可以包括设置在有效显示区域外的源极驱动电路(Source Driver)和栅极驱动电路(Gate Driver)，源极驱动电路和栅极驱动电路分别和各个像素连接，向有效显示区域中数据线和栅线分别提供数据信号和扫描信号，以驱动像素进行显示。源极驱动电路可以包括源极驱动芯片和与数据线电连接走线。
发明内容
本公开的至少一个实施例提供一种源极驱动电路，包括数据接收电路、峰值处理电路、控制电路、数模转换电路和驱动电路，其中，所述数据接收电路被配置为接收像素数据以及控制时序信号；所述峰值处理电路被配置为依据接收的所述像素数据生成峰值过驱动数据；所述控制电路被配置为根据接收的控制时序信号，控制所述峰值过驱动数据和对应的像素数据依次输出到所述数模转换电路；所述数模转换电路被配置为接收所述峰值过驱动数据和所述像素数据，并将所述峰值过驱动数据转换为第一驱动信号，将所述像素数据转换为第二驱动信号；所述驱动电路被配置为输出所述第一驱动信号和所述第二驱动信号。
例如，在一个实施例中，源极驱动电路还可以包括像素数据缓存电路和峰值数据缓存电路，其中，所述像素数据缓存电路被配置为存储所述像素数据；所述峰值数据缓存电路被配置为存储所述峰值处理电路生成的峰值过驱动数据；以及所述控制电路被配置为向所述峰值数据缓存电路和所述像素数据缓存电路发送控制时序，以分别将存储的所述像素数据和所述峰值过驱动数据输入所述数模转换电路。
例如，在一个实施例中，所述峰值处理电路可以被配置为接收一个比例值，并且计算所述比例值与所述像素数据的乘积，将所述乘积作为与所述像 素数据对应的峰值过驱动数据。
例如，在一个实施例中，所述数据接收电路还可以被配置为接收第一查询表，所述第一查询表包括像素数据补偿值；以及所述峰值处理电路被配置为依据所述像素数据查询所述第一查询表，获得对应于所述像素数据的像素数据补偿值，再根据查询得到的像素数据补偿值得到所述峰值过驱动数据。
例如，在一个实施例中，源极驱动电路还可以包括查询表生成电路，其中，所述查询表生成电路被配置为依据所述像素数据生成包含补偿值的第一查询表；以及所述峰值处理电路被配置为依据像素数据查询所述第一查询表，获得对应于所述像素数据的像素数据补偿值，将所述像素数据补偿值作为所述峰值过驱动数据。
例如，在一个实施例中，所述数据接收电路可以被配置为接收用于所述峰值过驱动数据的补偿时间；以及所述驱动电路被配置为在所述补偿时间内发送所述第一驱动信号。
例如，在一个实施例中，源极驱动电路还可以包括补偿时间设定电路，其中，所述补偿时间设定电路被配置为生成用于所述峰值过驱动数据的补偿时间；以及所述驱动电路被配置为在所述补偿时间内发送所述第一驱动信号。
例如，在一个实施例中，源极驱动电路还可以包括第二查询表生成电路，其中，所述第二查询表生成电路被配置为生成第二查询表，所述第二查询表用于存储补偿值和与补偿值对应的补偿时间；所述峰值处理电路还被配置为依据所述像素数据查询所述第二查询表获得对应的补偿值，再根据所述对应的补偿值得到峰值过驱动数据；以及所述驱动电路还被配置为在所述补偿时间内发送第一驱动信号。
例如，在一个实施例中，所述数据接收电路还可以被配置为接收第二查询表，所述第二查询表包括像素补偿值以及与所述像素补偿值对应的补偿时间；所述峰值处理电路还被配置为依据所述像素数据查询所述第二查询表获得对应的像素补偿值，并根据所述对应的所述像素补偿值得到所述峰值过驱动数据；以及所述驱动电路还被配置为在所述补偿时间内发送第一驱动信号。
例如，在一个实施例中，所述峰值处理电路还可以被配置为依据施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之 间的关系，确定所述峰值过驱动数据。
例如，在一个实施例中，所述峰值处理电路还可以被配置为依据施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之间的关系，确定所述峰值过驱动数据和对应的所述补偿时间。
例如，在一个实施例中，如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则所述峰值处理电路被配置为接收本行像素数据与上一行像素数据的差值，并根据所述差值确定所述峰值过驱动数据。
例如，在一个实施例中，如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则所述峰值处理电路被配置为接收本行像素数据与上一行像素数据的差值，并根据所述差值确定所述峰值过驱动数据和对应的所述补偿时间。
本公开的至少一个实施例还提供一种源极驱动方法，包括：首先接收像素数据，然后依据所述像素数据产生峰值过驱动数据；通过两级控制时序依次输出所述峰值过驱动数据和所述像素数据以将所述峰值过驱动数据和所述像素数据分别进行数模转换，得到对应于所述峰值过驱动数据的第一驱动信号和对应于所述像素数据的第二驱动信号；以及依次输出所述第一驱动信号和所述第二驱动信号。
例如，在一个实施例中，所述源极驱动方法还可以包括：接收一个比例值；其中，所述依据所述像素数据产生峰值过驱动数据，包括：计算所述比例值与所述像素数据的乘积，将所述乘积作为与所述像素数据对应的峰值过驱动数据。
例如，在一个实施例中，所述源极驱动方法还可以包括：接收第一查询表，所述第一查询表用于存储补偿值；其中，所述依据所述像素数据产生峰值过驱动数据，包括：依据所述像素数据查询所述第一查询表，获得分别对应于所述像素数据的像素数据补偿值，再根据查询得到的像素数据补偿值得到所述峰值过驱动数据。
例如，在一个实施例中，所述源极驱动方法还可以包括：依据所述像素数据生成包含补偿值的第一查询表；其中，所述依据所述像素数据产生峰值过驱动数据，包括：依据所述像素数据查询所述第一查询表，获得分别对应于所述像素数据的像素数据补偿值，将所述像素数据补偿值作为所述峰值过 驱动数据。
例如，在一个实施例中，所述源极驱动方法还可以包括：接收用于所述峰值过驱动数据的补偿时间；以及在所述补偿时间内输出所述第一驱动信号。
例如，在一个实施例中，所述源极驱动方法还可以包括：生成用于所述峰值过驱动数据的补偿时间；以及在所述补偿时间内输出所述第一驱动信号。
例如，在一个实施例中，所述源极驱动方法还可以包括：生成第二查询表，所述第二查询表用于存储补偿值和与补偿值对应的补偿时间；其中，所述依据所述像素数据产生峰值过驱动数据，包括：依据所述像素数据查询所述第二查询表获得对应的补偿值，并根据所述对应的补偿值得到所述峰值过驱动数据；以及在所述补偿时间内输出第一驱动信号。
例如，在一个实施例中，所述源极驱动方法还可以包括：接收第二查询表，所述第二查询表包括像素补偿值以及与所述像素补偿值对应的补偿时间；其中，所述依据所述像素数据产生峰值过驱动数据，包括：依据所述像素数据查询所述第二查询表获得对应的像素补偿值，并根据所述对应的所述像素补偿值得到所述峰值过驱动数据；以及在所述补偿时间内输出第一驱动信号。
例如，在一个实施例中，所述依据所述像素数据产生峰值过驱动数据包括：依据施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之间的关系，确定所述峰值过驱动数据。
例如，在一个实施例中，所述依据所述像素数据产生峰值过驱动数据包括：依据施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之间的关系，确定所述峰值过驱动数据和对应的所述补偿时间。
例如，在一个实施例中，如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则所述依据所述像素数据产生峰值过驱动数据包括：接收本行像素数据与上一行像素数据的差值，并根据所述差值确定所述峰值过驱动数据。
例如，在一个实施例中，如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则所述依据所述像素数据产生峰值过驱动数据包括：接收本行像素数据与上一行像素数据的差值，并根据所 述差值确定所述峰值过驱动数据和对应的所述补偿时间。
本公开的至少一个实施例还提供一种显示装置，包括：显示面板和与所述显示面板信号连接的源极驱动电路，所述源极驱动电路为所述的源极驱动电路。
附图说明
为了更清楚地说明本发明实施例的技术方案，下面将对实施例的附图作简单地介绍，显而易见地，下面描述中的附图仅仅涉及本发明的一些实施例，而非对本发明的限制。
图1为本公开的一个实施例提供的含驱动装置像素的示意图；
图2A为本公开的一个实施例提供的源极驱动电路的组成框图；
图2B为本公开的另一个实施例提供的源极驱动电路的组成框图；
图3为本公开的一个实施例提供的峰值过驱动数据的生成方法的示意图；
图4为本公开的一个实施例提供的采用峰值过驱动和不采用峰值过驱动时的像素的充放电对比图；
图5为本公开的一个实施例提供的源极驱动方法的流程图；
图6为本公开的一个实施例提供的针对像素数据处理产生两个驱动信号的示意图；
图7为本公开的一个实施例提供的显示装置的框图。
具体实施方式
为使本发明实施例的目的、技术方案和优点更加清楚，下面将结合本发明实施例的附图，对本发明实施例的技术方案进行清楚、完整地描述。显然，所描述的实施例是本发明的一部分实施例，而不是全部的实施例。基于所描述的本发明的实施例，本领域普通技术人员在无需创造性劳动的前提下所获得的所有其他实施例，都属于本发明保护的范围。
除非另外定义，本公开使用的技术术语或者科学术语应当为本发明所属领域内具有一般技能的人士所理解的通常意义。本公开中使用的“第一”、“第二”以及类似的词语并不表示任何顺序、数量或者重要性，而只是用来区分不同的组成部分。“包括”或者“包含”等类似的词语意指出现该词前面的元件 或者物件涵盖出现在该词后面列举的元件或者物件及其等同，而不排除其他元件或者物件。“连接”或者“相连”等类似的词语并非限定于物理的或者机械的连接，而是可以包括电性的连接，不管是直接的还是间接的。
参考图1，本公开的一个实施例提供的薄膜晶体管液晶显示器(TFT-LCD)包括液晶显示面板130、源极驱动电路110以及栅极驱动电路120。液晶显示面板130包括例如横向延伸的多条栅线GL和纵向延伸的多条数据线SL，这些栅线GL和数据线SL彼此交叉界定了包括多个像素的像素阵列，每个像素设置于相应的栅线GL与相应的数据线SL相互交叉的位置。本公开的实施例提供的源极驱动电路110可具有实现峰值过驱动的功能。
在工作过程中，栅极驱动电路120例如可以逐行或隔行扫描液晶显示面板130的各行栅线GL，并且在扫描某行栅线时，源极驱动电路110通过数据线SL为该行栅线GL对应的一行像素施加数据信号(视频信号)。例如，每个像素包括开关元件(例如薄膜晶体管(TFT))、像素电极、公共电极等，像素电极和公共电极通过液晶层构成液晶电容(Clc)，另外像素中还可以形成有存储电容(Cs)，存储电容例如可以通过单独设置的存储电极实现或者通过栅线等实现。在每个像素中，TFT的栅极连接到相应的栅线GL，TFT的源极例如连接到相应的数据线SL，TFT的漏极连接到相应的像素电极。
本发明的实施例中，源极驱动电路110中集成了实现峰值过驱动(Peak Over Driving)功能的电路并且可以用于执行相应的驱动方法，例如通过信号控制实现参数可控的峰值过驱动输出功能(例如，参数可以包括补偿时间)，从而源极驱动电路110具有增加的输出驱动能力，减小了输出信号的信号延迟，加大了像素的充电电流，从而可降低像素的有效充电时间及提高充电效果，提升了显示装置的显示品质及画面显示质量。
图2A为本公开的一个实施例提供的一种源极驱动电路200，其包括数据接收电路210、峰值处理电路220、控制电路230、数模转换电路240和驱动电路250。
数据接收电路210被配置为接收像素数据以及控制时序信号。例如，像素数据可以包括对应于一帧图像的像素数据或者一帧图像中某行的像素数据，控制时序信号可以包括由时序控制集成电路TCON输出的时序信号。
峰值处理电路220被配置为依据接收的像素数据生成峰值过驱动数据，针对生成峰值过驱动数据的算法将在如下示例中进行举例说明。例如，峰值 数据处理电路220可以执行如下操作：根据接收到的时序控制信号、数据信号、时钟信号进行峰值驱动数据的处理运算，处理后产生峰值过驱动数据(即得到补偿后数据)。
控制电路230被配置为根据接收的控制时序信号，控制将峰值过驱动数据和对应的像素数据依次输出到数模转换电路。例如，控制电路230可以接收来自于时序控制集成电路TCON输出的两级时序信号以进行上述操作，控制电路230也可以通过自身生成两级时序信号。
数模转换电路240被配置为接收生成的峰值过驱动数据和像素数据，可将峰值过驱动数据转换为第一驱动信号，将所述像素数据转换为第二驱动信号。例如，第一级控制时序控制将峰值过驱动数据转换为模拟驱动信号，第二级控制时序再控制将像素数据转换为模拟驱动信号。模数转换电路240可以包括多种方式实现，例如一个译码电路。例如，模数转换电路240可以包括一个译码器及与译码器相连的电阻串，且电阻串的每个节点与输出之间只有一个开关。又例如，模数转换电路240也可以采用二进制开关树的方式，而不需要专门的译码器。模数转换电路240中对应于负极性灰阶电压的开关用NMOS晶体管，对应于正极性灰阶电压的开关用PMOS晶体管。
驱动电路250被配置为输出第一驱动信号和第二驱动信号至有效显示区中相应的数据线。例如，驱动电路250首先输出第一驱动信号然后输出第二驱动信号，进而驱动像素进行显示。例如，驱动电路250输出的是可以经放大的模拟信号。例如，驱动电路250还可以包括两级运放结构，第一级为差动放大器，第二级为输出运放。
在一些实施例中，数据驱动电路210还可以接收时序控制集成电路TCON所输出的时钟控制信号CLK，还可以接收查询表等信号。
在另一个实施例中，如图2B所示，相比于图2A所示的实施例，源极驱动电路200还可以包括像素数据缓存电路260、峰值数据缓存电路270、行缓存电路280以及电平转换电路290。
峰值数据缓存电路270被配置为缓存峰值处理电路220生成的峰值过驱动数据。像素数据缓存电路260被配置为缓存像素数据。例如，根据具体操作方法，缓存的像素数据可以是一帧的像素数据，或者一帧中某行的像素数据，或者包括上一帧某行的像素数据和本帧中相应行的像素数据，等等。例如，当参考历史数据生成峰值过驱动数据时，该像素数据缓存电路260向峰 值处理单元220提供上一帧本行的像素数据，从而使峰值处理电路220根据所提供的历史数据进行峰值过驱动数据的运算；当峰值处理电路220完成了针对本帧本行像素数据的峰值过驱动运算并将得到的峰值过驱动数据输出到数模转换电路240后，该像素数据缓存电路260再从行缓存电路280(line latch)中读取并存储本帧本行的像素数据，然后进行后续处理；当数模转换电路240完成了针对峰值过驱动数据的数模变换处理并输出后，该数模转换电路240在控制信号控制下，从像素数据缓存电路260接收本帧本行像素数据，进行数模变换处理并输出。
控制电路230用于产生或者接收时序控制信号(例如，两层控制信号)，该时序控制信号用于控制峰值过驱动数据和原始像素数据依次经过数模变换(DAC)及驱动缓存处理后输出。例如，行缓存电路280以及电平转换电路290可以实现为数字电路模块，行缓存器280用于存储源极驱动电路接收的整行的像素数据。例如，源极驱动电路200可以在驱动第n-1行像素的同时，接收第n行的像素数据。例如，在逐行扫描方式时，行缓存电路280存储第n-1行像素的数据后，这些像素数据经后续功能电路模块处理后输出给显示面板的第n-1行像素，与此同时，行缓存电路280开始接收第n行的像素数据。
例如，参与生成第一驱动信号的功能模块或电路可以包括：峰值处理电路220、控制电路230、峰值数据缓存电路280、数模转换电路240以及驱动电路250，这些功能模块或者电路基于输入的像素数据产生第一驱动信号。又例如，参与生成第二驱动信号的功能模块或电路可以包括：行缓存电路280、电平转换电路290、像素数据缓存电路260、数模转换电路240以及驱动电路250，这些功能模块或电路对输入的像素数据进行处理最终生成第二驱动信号。上述像素数据缓存电路260以及峰值数据缓存电路270受控于控制电路230的两级控制信号。例如，在控制电路230的两级控制信号的控制下依次将峰值过驱动数据和像素数据进行数模转换和驱动输出。
本发明的实施例在源极驱动电路的结构上集成了峰值过驱动等相应模块，用于将原源极驱动电路接收到的原始数据(即像素数据)经过运算处理后生成新的峰值驱动数据及控制信号。控制信号用于将此峰值驱动数据及原有像素数据依次经过数字模拟变换及驱动缓存等处理输出。峰值过驱动数据的产生的算法有多种方式，一些示范性的算法可以参考如下记载的若干示 例。
实现方法一：
生成峰值过驱动数据时不参考上一帧本行的历史数据，而根据接收的本帧本行的原始像素数据运算产生峰值过驱动数据。
示例1
本示例提供的峰值处理电路220被配置为接收或生成一个比例值，计算所述比例值与所述像素数据的乘积，将所述乘积作为与所述像素数据对应的峰值过驱动数据。例如，此时的峰值处理电路220可以包括一个乘法器，该乘法器用于计算输入的像素数据与固定比例值的乘积。例如，此时的峰值处理电路也可以采用软件程序实现乘法操作。例如，该比例值可以为一个固定的值也可以为一个变化值。
示例2
例如，数据接收电路210还可以被配置为接收第一查询表，该第一查询表包括像素数据补偿值。本示例中，峰值处理电路220被配置为依据像素数据查询第一查询表，获得对应于所述像素数据的像素数据补偿值，再根据查询得到的像素数据补偿值得到相应的峰值过驱动数据。例如，峰值处理电路220将查询第一查询表得到的补偿值作为峰值过驱动数据，或者使用查询第一查询表得到的补偿值与初始像素数据进行计算得到相应的峰值过驱动数据。
又例如，源极驱动电路200还可以本身包括查询表生成电路，其中，所述查询表生成电路被配置为依据像素数据生成包含补偿值的第一查询表，因此不同于上述示例，第一查询表不是从外部接收而来，而是内部生成的。峰值处理电路220被配置为依据像素数据查询第一查询表，获得对应于所述像素数据的像素数据补偿值，将像素数据补偿值作为所述峰值过驱动数据，或者使用查询第一查询表得到的补偿值与初始像素数据进行计算得到相应的峰值过驱动数据。
参考图3，本示例提供的峰值处理电路300包含一帧存储器310以及一过驱动查询表320，其中帧存储器310和过驱动查询表320耦接。帧存储器310记录上一帧的图像数据，并将上一帧的图像数据输出至过驱动查询表320。过驱动查询表320例如为一个二维表，接收来自于帧存储器310的上一帧的图像数据与目前帧的图像数据(Data-in)。过驱动查询表320将帧存 储器310的上一帧图像数据与目前帧的图像数据当做索引值来产生对应所述图像数据的过驱动图像数据(即查询第一查询表包含的补偿值)。该过驱动图像数据的值为一可使液晶单元扭转速度增加的过驱动值(即峰值过驱动数据)。
例如，可以采用在一定的补偿时间内向像素提供峰值过驱动数据。例如，数据接收电路210被配置为接收用于峰值过驱动数据的补偿时间，且驱动电路250被配置为在补偿时间内发送第一驱动信号以进行峰值过驱动。或者，源极驱动电路200还包括补偿时间设定电路，补偿时间设定电路被配置为生成用于峰值过驱动数据的补偿时间。此时驱动电路250被配置为在补偿时间内发送所述第一驱动信号以进行峰值过驱动。例如，补偿时间的长度可以设置成将像素充电到达像素数据对应的灰度电压时的时间段。
对应地，例如，源极驱动电路200还可以本身包括第二查询表生成电路，其中，第二查询表生成电路被配置为生成第二查询表，第二查询表用于存储补偿值和与补偿值对应的补偿时间。在本示例中峰值处理电路220还被配置为依据像素数据查询第二查询表获得对应的补偿值，再根据对应的补偿值得到峰值过驱动数据；相应地，本示例中驱动电路250还可以被配置为在补偿时间内发送第一驱动信号。例如，驱动电路250在补偿时间内向像素的源极发送生成的峰值过驱动信号对应的第一驱动信号，进而驱动像素较快的完成充电显示。
又例如，数据接收电路210还可以被配置为接收第二查询表，第二查询表包括像素补偿值以及与像素补偿值对应的补偿时间，因此与上述示例不同，第二查询表不是从外部接收的，而是在内部生成的。在本示例中，峰值处理电路220还可以被配置为依据像素数据查询第二查询表获得对应的像素补偿值，并根据所述对应的像素补偿值得到峰值过驱动数据；相应地，在本示例中驱动电路250还被配置为在补偿时间内发送第一驱动信号。查询第二查询表的具体方式例如可以参考图3记载的方式。
实现方式二
生成峰值过驱动数据时还可以参考历史数据。例如，历史数据可以包括：上一帧本行(即当前处理像素行)像素数据的极性或者上一帧本行像素数据与本帧(即当前处理帧)本行像素数据的差值等。示范性的实现方式请参考如下示例记载的方式。
示例3
本示例提供的峰值处理电路220还可以被配置为依据施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之间的关系，确定峰值过驱动数据。例如，当上一帧本行像素数据的翻转极性与本帧本行像素数据的翻转极性相同时，则产生的峰值过驱动值大小为零。当上一帧本行像素数据的翻转极性与本帧本行像素数据的翻转极性相反时，进行峰值过驱动数据补偿，而对于如何计算此时的峰值过驱动数据可以参考上述记载的示例1或示例2，在此不做赘述。
又例如，本示例提供的峰值处理电路220还可以被配置为依据施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之间的关系，确定所述峰值过驱动数据和对应的所述补偿时间。例如，当上一帧本行像素数据的翻转极性与本帧本行像素数据的翻转极性相反时，进行峰值过驱动数据补偿且需要在补偿时间内对像素数据进行补偿，而对于如何计算此时的峰值过驱动数据可以参考上述记载的示例1或示例2，在此不做赘述。
又例如，本示例提供的生成峰值过驱动值时还可以考虑上一帧本行像素数据与本帧本行像素数据的差值。例如，如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则峰值处理电路220被配置为接收本行像素数据与上一行像素数据的差值，并根据差值确定峰值过驱动数据。例如，如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则峰值处理电路220被配置为接收本行像素数据与上一行像素数据的差值，并根据所述差值确定峰值过驱动数据和对应的所述补偿时间。例如，当判定本行像素灰度数据与上一行的像素灰度数据的极性相同时，则峰值处理电路220接收上一帧本行的像素数据，并计算本帧本行的像素数据与上一帧本行像素数据的差值的绝对值，此时峰值处理模块220还可被构造为：当差值绝对值大于设定的阈值时，将查询第一查询表或者第二查询表获得的补偿值作为峰值过驱动数据。或者，当判定本帧本行像素数据与上一帧本行的像素数据的极性相反时，则峰值处理模块220还被构造为：将查询第一查询表或者第二查询表获得的补偿值作为峰值过驱动数据。
参考图4，该图为采用本公开的实施例的峰值过驱动对像素充电(对应图4中的极性峰值过驱动)和未采用本公开的实施例的峰值过驱动对像素进 行充电(对应图4中的极性正常驱动)的结果对比图。Da为源极驱动电路接收的像素数据，Db为产生的峰值过驱动数据，T2为补偿时间段。H为输出一行像素数据的总时长，T2为峰值过驱动数据对应的模拟电平(即第一驱动信号)的时长(即补偿时间)，T1是源极驱动电路接收的像素数据对应的模拟电平(即第二驱动信号)的时长。结合图4及对源极驱动电路的记载可知，相比于不采用峰值过驱动的源极驱动电路，本发明的实施例可以在一行时间内，产生两次数据(第一驱动信号和第二驱动信号)，分两次输出。其中，第一次输出的是与峰值驱动数据对应的电平信号(即第一驱动信号)，紧接着输出的是与像素数据对应的电平信号(即第二驱动信号)，且输出两次电平的时间总长度与源极驱动电路输出一行数据的时间相同。
此外，在计算峰值过驱动数据时可以是根据比例值进行，例如所有像素数据值接收后按照固定的比例值进行补偿产生峰值过驱动值，还可以根据当前像素数据值并参考查询表(LUT)(例如上述第一查询表或者第二查询表)进行运算产生峰值过驱动数据，且查询表可以包括补偿需要的补偿值及补偿时间(即第二查询表)，也可以仅包括补偿数据值(即第一查询表)，这种方式的优点是精度高，可针对不同的像素提供不同的补偿数据。例如，上述补偿时间可以根据一行数据的输出总时间单独设定。
例如，对于源极驱动电路接收的像素数据再进行峰值过驱动算法处理时，对原有像素数据补偿峰值数据的大小可以根据此上述第一查询表和第二查询表查算。查询表内的值可以根据显示器件的特性决定，例如，可以在开机时由时序控制集成电路TCON或驱动芯片对源极驱动电路进行数据传送或者进行数据配置而得到查询表包含的补偿值。
如图5所示，本公开的实施例提供一种源极驱动方法500，该方法包括：
步骤501，接收像素数据；
步骤511，依据像素数据产生峰值过驱动数据；
步骤521，通过两级控制时序依次输出峰值过驱动数据和像素数据以将峰值过驱动数据和像素数据分别进行数模转换，得到对应于峰值过驱动数据的第一驱动信号和对应于像素数据的第二驱动信号；以及
步骤531，依次输出第一驱动信号和第二驱动信号。
在一些实施例中，步骤511还可以包括：接收一个比例值；以及计算比例值与像素数据的乘积，将该乘积作为与像素数据对应的峰值过驱动数据。
在一些实施例中，步骤511还可以包括：接收第一查询表，且第一查询表用于存储补偿值；依据像素数据查询第一查询表，获得分别对应于像素数据的像素数据补偿值，再根据查询得到的像素数据补偿值得到峰值过驱动数据。
在一些实施例中，步骤511还可以包括：依据像素数据生成包含补偿值的第一查询表；依据像素数据查询第一查询表，获得分别对应于像素数据的像素数据补偿值，将像素数据补偿值作为峰值过驱动数据。
在一些实施例中，步骤511还可以包括：接收用于峰值过驱动数据的补偿时间。以及步骤531为在补偿时间内输出第一驱动信号。
在一些实施例中，步骤511还可以包括：生成用于峰值过驱动数据的补偿时间；以及步骤531为在补偿时间内输出所述第一驱动信号。
在一些实施例中，步骤511还可以包括：生成第二查询表，且第二查询表用于存储补偿值和与补偿值对应的补偿时间；依据像素数据查询第二查询表获得对应的补偿值，并根据对应的补偿值得到峰值过驱动数据；以及步骤604为在补偿时间内输出第一驱动信号。
在一些实施例中，步骤511还可以包括：接收第二查询表，且第二查询表包括像素补偿值以及与像素补偿值对应的补偿时间；依据像素数据查询第二查询表获得对应的像素补偿值，并根据对应的像素补偿值得到峰值过驱动数据；以及步骤531为在补偿时间内输出第一驱动信号。
在一些实施例中，步骤511还可以包括：依据施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之间的关系，确定峰值过驱动数据。
在一些实施例中，步骤511还可以包括：依据施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之间的关系，确定峰值过驱动数据和对应的所述补偿时间。
在一些实施例中，步骤511还可以包括：如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则依据所述像素数据产生峰值过驱动数据的步骤包括：接收本行像素数据与上一行像素数据的差值，并根据差值确定所述峰值过驱动数据。
在一些实施例中，步骤511还可以包括：如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则依据所述像素 数据产生峰值过驱动数据的步骤包括：接收本行像素数据与上一行像素数据的差值，并根据差值确定峰值过驱动数据和对应的补偿时间。
图6为本公开的实施例提供一种源极驱动方法的流程图。如图所示，该方法可以包括：首先，接收数据，所述数据包括像素数据。在一些实施例中数据还包括查询表、时序控制信号或者极翻转信号。像素数据一方面用于生成第二驱动信号，另一方面还用于通过峰值处理电路(参考图2A或图2B)生成峰值过驱动数据。
然后，对接收的像素数据进行如下两项操作。操作一，通过数据寄存器存储(可以采用图2B所示的行缓存电路进行存储)接收的像素数据，随后将像素数据从数据寄存器输入数据缓存器进行缓存。操作二，基于接收的像素数据生成峰值过驱动数据(可以采用峰值处理电路运算得到峰值过驱动数据)，并将生成的峰值过驱动数据进行缓存(可以采用图2B视频是奇偶的峰值数据缓存器270)，其中生成峰值过驱动数据的算法可以参考上述示例1-3。
其次，产生或者接收两级控制时序，该两级控制时序控制生成的峰值过驱动数据以及行缓存器缓存的像素数据可以依次(参考图6中示出的①表示第一级控制时序，②表示第二级控制时序)经过电平变换处理(但是此步骤非必须的)、模拟数字变换处理，得到对应于峰值过驱动数据的第一驱动信号以及对应于像素数据的第二驱动信号。最后，向像素源极依次输出得到第一驱动信号和第二驱动信号。
如图7所示，本公开的实施例提供一种显示装置700，包括：显示面板710和与显示面板信号连接的源极驱动电路720，其中源极驱动电路720可以是上述实施例记载的源极驱动电路200中的任何一个。此外，源极驱动电路720可以以载带式封装(TCP)或玻璃覆晶封装(COG)形式设置在显示面板710上。
本发明实施例提供的源极驱动电路110的优势可以包括如下几方面至少之一：
第一，可在正常接收时序控制集成电路TCON端信号的情况下实现峰值过驱输出，不会增加时序控制集成电路TCON端的数据传输载荷及数据传输频率；
第二，具有可调节的良好的峰值过驱输出效果，进而优化源极驱动集成电路的输出能力，减小源极驱动输出的信号爬坡延迟时间；
第三，可加大数据线充电电流，从而确保有更充足的像素充电率，改善液晶显示器的画面品质及画面显示效果。
本发明实施例附图中，只涉及到与本发明实施例涉及到的结构，其他结构可参考通常设计。在不冲突的情况下，本发明的实施例及实施例中的特征可以相互组合。
以上所述仅为本发明的具体实施方式，但本发明的保护范围并不局限于此，任何熟悉本技术领域的技术人员在本发明揭露的技术范围内，可轻易想到变化或替换，都应涵盖在本发明的保护范围之内。因此，本发明的保护范围应以所述权利要求的保护范围为准。
本申请要求于2016年7月13日提交的中国专利申请第201610552190.7的优先权，该中国专利申请的全文通过引用的方式结合于此以作为本申请的一部分。

Claims (26)

  1. 一种源极驱动电路，包括数据接收电路、峰值处理电路、控制电路、数模转换电路和驱动电路，其中，
    所述数据接收电路被配置为接收像素数据以及控制时序信号；
    所述峰值处理电路被配置为依据接收的所述像素数据生成峰值过驱动数据；
    所述控制电路被配置为根据接收的控制时序信号，控制所述峰值过驱动数据和对应的像素数据依次输出到所述数模转换电路；
    所述数模转换电路被配置为接收所述峰值过驱动数据和所述像素数据，并将所述峰值过驱动数据转换为第一驱动信号，将所述像素数据转换为第二驱动信号；以及
    所述驱动电路被配置为输出所述第一驱动信号和所述第二驱动信号。
  2. 如权利要求1所述的源极驱动电路，还包括像素数据缓存电路和峰值数据缓存电路，其中，
    所述像素数据缓存电路被配置为存储所述像素数据；
    所述峰值数据缓存电路被配置为存储所述峰值处理电路生成的峰值过驱动数据；以及
    所述控制电路被配置为向所述峰值数据缓存电路和所述像素数据缓存电路发送控制时序，以分别将存储的所述像素数据和所述峰值过驱动数据输入所述数模转换电路。
  3. 如权利要求1或2所述的源极驱动电路，其中，
    所述峰值处理电路被配置为接收一个比例值，并且计算所述比例值与所述像素数据的乘积，将所述乘积作为与所述像素数据对应的峰值过驱动数据。
  4. 如权利要求1所述的源极驱动电路，其中，
    所述数据接收电路还被配置为接收第一查询表，所述第一查询表包括像素数据补偿值；以及
    所述峰值处理电路被配置为依据所述像素数据查询所述第一查询表，获得对应于所述像素数据的像素数据补偿值，再根据查询得到的像素数据补偿值得到所述峰值过驱动数据。
  5. 如权利要求1所述的源极驱动电路，还包括查询表生成电路，其中，所述查询表生成电路被配置为依据所述像素数据生成包含补偿值的第一查询表；以及
    所述峰值处理电路被配置为依据像素数据查询所述第一查询表，获得对应于所述像素数据的像素数据补偿值，将所述像素数据补偿值作为所述峰值过驱动数据。
  6. 如权利要求4或5任一项所述的源极驱动电路，其中，
    所述数据接收电路被配置为接收用于所述峰值过驱动数据的补偿时间；以及
    所述驱动电路被配置为在所述补偿时间内发送所述第一驱动信号。
  7. 如权利要求4-6任一项所述的源极驱动电路，还包括补偿时间设定电路，其中，
    所述补偿时间设定电路被配置为生成用于所述峰值过驱动数据的补偿时间；以及
    所述驱动电路被配置为在所述补偿时间内发送所述第一驱动信号。
  8. 如权利要求1所述的源极驱动电路，还包括第二查询表生成电路，其中，
    所述第二查询表生成电路被配置为生成第二查询表，所述第二查询表用于存储补偿值和与补偿值对应的补偿时间；
    所述峰值处理电路还被配置为依据所述像素数据查询所述第二查询表获得对应的补偿值，再根据所述对应的补偿值得到峰值过驱动数据；以及
    所述驱动电路还被配置为在所述补偿时间内发送第一驱动信号。
  9. 如权利要求1所述的源极驱动电路，其中，
    所述数据接收电路还被配置为接收第二查询表，所述第二查询表包括像素补偿值以及与所述像素补偿值对应的补偿时间；
    所述峰值处理电路还被配置为依据所述像素数据查询所述第二查询表获得对应的像素补偿值，并根据所述对应的所述像素补偿值得到所述峰值过驱动数据；以及
    所述驱动电路还被配置为在所述补偿时间内发送第一驱动信号。
  10. 如权利要求4或5所述的源极驱动电路，其中，
    所述峰值处理电路还被配置为依据施加至上一帧本行像素数据的翻转 极性与施加于本帧本行像素数据的翻转极性之间的关系，确定所述峰值过驱动数据。
  11. 如权利要求8或9所述的源极驱动电路，其中，
    所述峰值处理电路还被配置为依据施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之间的关系，确定所述峰值过驱动数据和对应的所述补偿时间。
  12. 如权利要求10所述的源极驱动电路，其中，
    如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则所述峰值处理电路被配置为接收本行像素数据与上一行像素数据的差值，并根据所述差值确定所述峰值过驱动数据。
  13. 如权利要求11所述的源极驱动电路，其中，
    如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则所述峰值处理电路被配置为接收本行像素数据与上一行像素数据的差值，并根据所述差值确定所述峰值过驱动数据和对应的所述补偿时间。
  14. 一种源极驱动方法，包括：
    首先接收像素数据，然后依据所述像素数据产生峰值过驱动数据；
    通过两级控制时序依次输出所述峰值过驱动数据和所述像素数据以将所述峰值过驱动数据和所述像素数据分别进行数模转换，得到对应于所述峰值过驱动数据的第一驱动信号和对应于所述像素数据的第二驱动信号；以及
    依次输出所述第一驱动信号和所述第二驱动信号。
  15. 如权利要求14所述的源极驱动方法，还包括：
    接收一个比例值；
    其中，所述依据所述像素数据产生峰值过驱动数据，包括：计算所述比例值与所述像素数据的乘积，将所述乘积作为与所述像素数据对应的峰值过驱动数据。
  16. 如权利要求14所述的源极驱动方法，还包括：
    接收第一查询表，所述第一查询表用于存储补偿值；
    其中，所述依据所述像素数据产生峰值过驱动数据，包括：依据所述像素数据查询所述第一查询表，获得分别对应于所述像素数据的像素数据补偿值，再根据查询得到的像素数据补偿值得到所述峰值过驱动数据。
  17. 如权利要求14所述的源极驱动方法，还包括：
    依据所述像素数据生成包含补偿值的第一查询表；
    其中，所述依据所述像素数据产生峰值过驱动数据，包括：依据所述像素数据查询所述第一查询表，获得分别对应于所述像素数据的像素数据补偿值，将所述像素数据补偿值作为所述峰值过驱动数据。
  18. 如权利要求16或17所述的源极驱动方法，还包括：
    接收用于所述峰值过驱动数据的补偿时间；以及
    在所述补偿时间内输出所述第一驱动信号。
  19. 如权利要求16或17所述的源极驱动方法，还包括：
    生成用于所述峰值过驱动数据的补偿时间；以及
    在所述补偿时间内输出所述第一驱动信号。
  20. 如权利要求14所述的源极驱动方法，还包括：
    生成第二查询表，所述第二查询表用于存储补偿值和与补偿值对应的补偿时间；
    其中，所述依据所述像素数据产生峰值过驱动数据，包括：依据所述像素数据查询所述第二查询表获得对应的补偿值，并根据所述对应的补偿值得到所述峰值过驱动数据；以及
    在所述补偿时间内输出第一驱动信号。
  21. 如权利要求14所述的源极驱动方法，还包括：
    接收第二查询表，所述第二查询表包括像素补偿值以及与所述像素补偿值对应的补偿时间；
    其中，所述依据所述像素数据产生峰值过驱动数据，包括：依据所述像素数据查询所述第二查询表获得对应的像素补偿值，并根据所述对应的所述像素补偿值得到所述峰值过驱动数据；以及
    在所述补偿时间内输出第一驱动信号。
  22. 如权利要求16或17所述的源极驱动方法，其中，
    所述依据所述像素数据产生峰值过驱动数据，包括：依据施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之间的关系，确定所述峰值过驱动数据。
  23. 如权利要求20或21所述的源极驱动方法，其中，
    所述依据所述像素数据产生峰值过驱动数据，包括：依据施加至上一帧 本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性之间的关系，确定所述峰值过驱动数据和对应的所述补偿时间。
  24. 如权利要求22所述的源极驱动方法，其中，
    如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则所述依据所述像素数据产生峰值过驱动数据，包括：接收本行像素数据与上一行像素数据的差值，并根据所述差值确定所述峰值过驱动数据。
  25. 如权利要求23所述的源极驱动方法，其中，
    如果施加至上一帧本行像素数据的翻转极性与施加于本帧本行像素数据的翻转极性相同，则所述依据所述像素数据产生峰值过驱动数据，包括：接收本行像素数据与上一行像素数据的差值，并根据所述差值确定所述峰值过驱动数据和对应的所述补偿时间。
  26. 一种显示装置，包括：
    显示面板；和
    与所述显示面板信号连接的源极驱动电路，其中，所述源极驱动电路为如权利要求1-13任一项所述的源极驱动电路。
PCT/CN2017/073887 2016-07-13 2017-02-17 源极驱动电路、方法及显示装置 Ceased WO2018010429A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/556,516 US20180240433A1 (en) 2016-07-13 2017-02-17 Source driver, method and display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610552190.7 2016-07-13
CN201610552190.7A CN105931612B (zh) 2016-07-13 2016-07-13 源极驱动电路、方法及显示装置

Publications (1)

Publication Number Publication Date
WO2018010429A1 true WO2018010429A1 (zh) 2018-01-18

Family

ID=56827444

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/073887 Ceased WO2018010429A1 (zh) 2016-07-13 2017-02-17 源极驱动电路、方法及显示装置

Country Status (3)

Country Link
US (1) US20180240433A1 (zh)
CN (1) CN105931612B (zh)
WO (1) WO2018010429A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114974162A (zh) * 2022-06-27 2022-08-30 青岛信芯微电子科技股份有限公司 一种提供电容充电参数的电路、tcon和显示设备

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105931612B (zh) * 2016-07-13 2018-12-21 京东方科技集团股份有限公司 源极驱动电路、方法及显示装置
CN106531113B (zh) * 2017-01-03 2019-05-03 京东方科技集团股份有限公司 一种显示面板驱动电路及其驱动方法、显示装置
CN109427308B (zh) * 2017-08-22 2021-01-22 奇景光电股份有限公司 补偿像素电压的显示面板驱动装置与方法
CN108417173B (zh) * 2018-05-23 2019-12-24 友达光电（昆山）有限公司 一种显示装置
CN109272929B (zh) * 2018-11-22 2021-03-09 京东方科技集团股份有限公司 源极驱动电路、驱动方法、源极驱动装置和显示装置
CN109326247B (zh) * 2018-12-14 2020-10-27 惠科股份有限公司 一种驱动电路、驱动方法及显示装置
CN109658861B (zh) * 2019-02-28 2021-12-03 武汉天马微电子有限公司 显示面板和显示装置
KR102714382B1 (ko) * 2020-04-02 2024-10-10 주식회사 엘엑스세미콘 디스플레이 구동장치 및 구동방법
KR102809085B1 (ko) * 2021-04-13 2025-05-20 삼성디스플레이 주식회사 표시 장치 및 이를 이용한 표시 패널의 구동 방법
CN113963670B (zh) * 2021-10-29 2023-08-29 武汉京东方光电科技有限公司 一种显示面板的驱动方法、显示面板和显示装置
CN116528068B (zh) * 2022-01-21 2026-03-10 海信视像科技股份有限公司 显示设备、图像处理方法及装置
CN115909946B (zh) * 2022-12-30 2024-10-22 北京欧铼德微电子技术有限公司 驱动ic控制电路、系统及显示屏

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1725286A (zh) * 2004-07-23 2006-01-25 Lg.菲利浦Lcd株式会社 液晶显示器件的驱动电路及其驱动方法
US20070285366A1 (en) * 2006-06-13 2007-12-13 Samsung Electronics Co., Ltd. Apparatus and method for driving liquid crystal display
JP2009075384A (ja) * 2007-09-21 2009-04-09 Sony Corp 液晶表示装置、液晶表示装置の駆動方法および電子機器
CN102893322A (zh) * 2010-05-14 2013-01-23 索尼公司 图像处理方法、图像处理装置、图像处理电路以及图像显示装置
CN104808349A (zh) * 2015-05-07 2015-07-29 深圳市华星光电技术有限公司 裸眼3d液晶显示面板及其过驱动方法
CN105390113A (zh) * 2015-12-15 2016-03-09 深圳市华星光电技术有限公司 液晶显示设备及数据信号补偿方法
CN105931612A (zh) * 2016-07-13 2016-09-07 京东方科技集团股份有限公司 源极驱动电路、方法及显示装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013104912A (ja) * 2011-11-10 2013-05-30 Sony Corp 表示装置および表示方法
KR102161702B1 (ko) * 2013-12-03 2020-10-07 삼성디스플레이 주식회사 표시 패널 구동 방법, 이를 수행하기 위한 표시 패널 구동 장치 및 이 표시패널 구동 장치를 포함하는 표시 장치
CN104835470B (zh) * 2015-05-26 2018-11-20 合肥京东方光电科技有限公司 显示基板驱动装置及驱动方法、显示设备
CN105185331B (zh) * 2015-09-08 2018-03-30 深圳市华星光电技术有限公司 源极驱动电路、液晶显示面板及其驱动方法
CN105118458B (zh) * 2015-09-15 2018-06-29 深圳市华星光电技术有限公司 驱动装置以及液晶显示器

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1725286A (zh) * 2004-07-23 2006-01-25 Lg.菲利浦Lcd株式会社 液晶显示器件的驱动电路及其驱动方法
US20070285366A1 (en) * 2006-06-13 2007-12-13 Samsung Electronics Co., Ltd. Apparatus and method for driving liquid crystal display
JP2009075384A (ja) * 2007-09-21 2009-04-09 Sony Corp 液晶表示装置、液晶表示装置の駆動方法および電子機器
CN102893322A (zh) * 2010-05-14 2013-01-23 索尼公司 图像处理方法、图像处理装置、图像处理电路以及图像显示装置
CN104808349A (zh) * 2015-05-07 2015-07-29 深圳市华星光电技术有限公司 裸眼3d液晶显示面板及其过驱动方法
CN105390113A (zh) * 2015-12-15 2016-03-09 深圳市华星光电技术有限公司 液晶显示设备及数据信号补偿方法
CN105931612A (zh) * 2016-07-13 2016-09-07 京东方科技集团股份有限公司 源极驱动电路、方法及显示装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114974162A (zh) * 2022-06-27 2022-08-30 青岛信芯微电子科技股份有限公司 一种提供电容充电参数的电路、tcon和显示设备
CN114974162B (zh) * 2022-06-27 2024-03-08 青岛信芯微电子科技股份有限公司 一种提供电容充电参数的电路、tcon和显示设备

Also Published As

Publication number Publication date
CN105931612A (zh) 2016-09-07
US20180240433A1 (en) 2018-08-23
CN105931612B (zh) 2018-12-21

Similar Documents

Publication Publication Date Title
WO2018010429A1 (zh) 源极驱动电路、方法及显示装置
US20030179174A1 (en) Shift register and display apparatus using same
JPH08227283A (ja) 液晶表示装置、その駆動方法及び表示システム
CN106098003A (zh) Goa电路
US11580894B2 (en) Driving method for display panel, driving device thereof and display device
CN114387906A (zh) 改进放大器电路的转换速率的方法和使用其的显示装置
CN112216239B (zh) 源极驱动器和显示装置
KR102006251B1 (ko) 액정 표시 장치
KR102238496B1 (ko) 표시 패널의 구동 방법 및 이를 수행하는 표시 장치
US8115755B2 (en) Reducing power consumption associated with high bias currents in systems that drive or otherwise control displays
JP4730727B2 (ja) 液晶表示装置の駆動回路
WO2021143522A1 (zh) 移位寄存器、其驱动方法及栅极驱动电路、显示装置
CN102005190A (zh) 源极驱动器及其输出缓冲器的位移电压的补偿方法
US7812802B2 (en) Liquid crystal display overdrive accuracy adjustment device and method
US10714046B2 (en) Display driver, electro-optical device, and electronic apparatus
CN107086022B (zh) 一种信号转换电路、显示面板及显示装置
US20180293948A1 (en) Driving device for liquid crystal panel and driving method for the same
US10446107B2 (en) Data driver and display apparatus including the same
US10347205B2 (en) Data conversion method and display device using the same
WO2018233053A1 (zh) 显示面板的驱动电路、方法及显示装置
KR102298315B1 (ko) 액정표시장치
TWI473438B (zh) Automatic sensing of the drive circuit
CN112017606A (zh) 显示面板的驱动电路及其驱动方法
CN100495510C (zh) 液晶显示器的驱动电路及其驱动方法
CN104299581B (zh) 显示器及其栅极驱动电路

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 15556516

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17826768

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205 DATED 03/07/2019)

122 Ep: pct application non-entry in european phase

Ref document number: 17826768

Country of ref document: EP

Kind code of ref document: A1